



## STSAFE-TPM for consumer and industrial applications



UFQFPN32 WF (5 × 5 × 0.55 mm)



WLCSP24 (1.8 × 2.5 × 0.40 mm)

### Product status

ST33KTPM2I

## Features

### TPM features

- Flash-memory-based trusted platform module (*TPM*)
- Compliant with trusted computing group (*TCG*) trusted platform module (*TPM*) library specifications 2.0, revision 1.59 errata version 1.4 and *TCG* PC client platform *TPM* profile (PTP) for *TPM* 2.0 version 1.05
- Fault-tolerant firmware loader that keeps the *TPM* fully functional when the loading process is interrupted (self-recovery)
- SP800-193 compliant for protection, detection and recovery requirements
- Targeted certifications:
  - Common Criteria EAL4+ compliance with the *TPM* 2.0 protection profile (augmented with AVA\_VAN.5, resistant to high attack potential)
  - FIPS 140-3
  - *TCG* certification
- *SPI* support at up to 48 MHz
- *I<sup>2</sup>C* support at up to 1 MHz

### Hardware features

- Highly reliable flash memory with error correction code
- Extended temperature range: -40 °C to 105 °C
- Electrostatic discharge (ESD) protection up to 4 kV (HBM)
- 1.8 V or 3.3 V supply voltage range

### Security features

- Active shield
- Monitoring of environmental parameters
- Hardware and software protection against fault injection and side channel attacks
- *FIPS* SP800-90A and AIS20-compliant deterministic random-bit generator (DRBG)
- *FIPS* SP800-90B and AIS31-compliant true random-number generator (TRNG)
- Cryptographic algorithms:
  - *RSA* key generation (1024, 2048, 3072 and 4096 bits)
  - *RSA* signature (RSASSA-PSS, RSASSA-PKCS1v1\_5)
  - *RSA* encryption (RSAES-OAEP, RSAESPKCS1-v1\_5)
  - SHA-1, SHA-2 (256 and 384 bits), SHA-3 (256 and 384 bits)
  - *HMAC* SHA-1, SHA-2 and SHA-3
  - AES-128, 192 and 256 bits
  - *ECC* (NIST P-256, P-384 curves): key generation, *ECDH* and *ECDSA*, *ECSchnorr*
  - *ECDA*A (BN-256 curve)
- Device provided with 3 endorsement keys (*EK*) and *EK* certificates (*RSA2048*, *ECC NIST P\_256* and *ECC NIST P\_384*)
- Device provisioned with three 2048-bit *RSA* key pairs to reduce the *TPM* provisioning time

**Product targeted compliance**

- Compliant with Microsoft® Windows® 10 and 11
- Compliant with Linux® drivers
- Compliant with Intel® vPro® technology
- Compliant with *TCG* test suite for *TPM 2.0*
- Compliant with the open-source *TCG TPM 2.0* TSS implementation

## 1 Description

The STSAFE-TPM (trusted platform module) family of products offers a broad portfolio of standardized solutions for embedded, PC, mobile, and computing applications. STSAFE is an ST trademark.

It includes turnkey products compliant with the trusted computing group (*TCG*) standards that provide services to protect the confidentiality, integrity and authenticity of information and devices.

These devices are easy to integrate thanks to the variety of supported interfaces and the availability of *TPM* ecosystem software solutions.

The STSAFE-TPM devices target all Common Criteria (EAL4+) and FIPS certifications.

The ST33KTPM2I, by default, offer two exclusive configurations:

- a slave serial peripheral interface (*SPI*)
- a target I<sup>2</sup>C interface.

Both of these configurations are compliant with the *TCG PC Client TPM Profile* specifications.

It offers resilience services during the *TPM* firmware upgrade process, and self-recovery of *TPM* firmware and critical data upon failure detection.

The ST33KTPM2I operates in the -40 °C to 105 °C extended temperature range.

The ST33KTPM2I devices are offered in Ecopack2 packages.

The ST33KTPM2I devices are qualified for industrial and consumer applications and are offered in TCG standardized UFQFPN32 wettable flanks and WLCSP24 packages.




## 2 Pin and signal description

### 2.1 TCG standard package

#### 2.1.1 UFQFPN32 pin and signal description

The figure below gives the pinout of the UFQFPN32 package in which the devices are delivered. Table 1 describes the associated signals.

**Figure 1. UFQFPN32 pinout**



DT70357V2

**Table 1. UFQFPN32 descriptions**

Signal	Type	Description
VPS	Input	<b>Power supply.</b> This pin must be connected to 1.8 V or 3.3 V DC power rail supplied by the motherboard.
GND	Input	<b>Ground,</b> has to be connected to the main motherboard ground.
$\overline{\text{RST}}$	Input	<b>Reset,</b> active low, used to re-initialize the device. Must not be unconnected. External pull-up resistor required if it cannot be driven.
SPI_MISO/GPIO_0	Output <sup>(1)</sup>	<b>SPI master input, slave output</b> (output from slave) / General-purpose input/output if I <sup>2</sup> C is activated
SPI_MOSI/GPIO_3	Input <sup>(1)</sup>	<b>SPI master output, slave input</b> (output from master) / General-purpose input/output if I <sup>2</sup> C is activated
SPI_CLK/GPIO_1	Input <sup>(1)</sup>	<b>SPI serial clock</b> (output from master) / General-purpose input/output if I <sup>2</sup> C is activated
$\overline{\text{SPI\_CS}}$ /GPIO_2	Input <sup>(1)</sup>	<b>SPI chip (or slave) select,</b> internal pull-up (active low; output from master) / General-purpose input/output if I <sup>2</sup> C is activated
$\overline{\text{PIRQ}}$	Output	<b>IRQ,</b> active low, open drain, used by the <i>TPM</i> to generate an interrupt
GPIO_PP	Input	<b>Physical presence,</b> active high, internal pull-down. Used to indicate physical presence to the <i>TPM</i> .
GPI_I2C_Select	Input	This pin must be connected to an external pull-down resistor to activate the I <sup>2</sup> C protocol during product boot time. It can remain unconnected for the <i>SPI</i> protocol. This pin is internal pull-up by default and becomes internal floating after I <sup>2</sup> C activation.
NiC	-	<b>Not internally connected:</b> not connected to the die. May be left unconnected but no impact on <i>TPM</i> if connected.
I2C_SDA/GPIO_6	Input/output <sup>(1)</sup>	<b>Bidirectional I<sup>2</sup>C serial data</b> (open drain without a weak pull-up resistor) / General-purpose input/output if <i>SPI</i> is activated
I2C_SCL/GPIO_5	Input <sup>(1)</sup>	<b>Input I<sup>2</sup>C serial clock</b> (open drain without a weak pull-up resistor) / General-purpose input/output if <i>SPI</i> is activated

1. In GPIO configuration, this signal is Input/output.


**Note:** The UFQFPN32 package has a central pad (PIN33) on the bottom, which is not connected to the die. This pin does not impact the *TPM*, be it connected or not.

## 2.2 Optimized packages

### 2.2.1 WLCSP24 ballout and signal description

The figures below show the WLCSP24 ballout, and [Table 2](#) provides the ball description. This package is available for the ST33KTPM2I device .

**Figure 2. WLCSP24 ballout - top view through package**



**Table 2. WLCSP24 ball description**

Ball number	Signal	Type	Description
A1	GND	Input	<b>Ground</b> , has to be connected to the main motherboard ground.
A2	VCC	Input	<b>Power supply</b> . This pin must be connected to 1.8 V or 3.3 V DC power rail supplied by the motherboard.
A3	I2C_SCL/ GPIO_5	Input <sup>(1)</sup>	<b>Input I<sup>2</sup>C serial clock</b> (open drain without a weak pull-up resistor) / General-purpose input/output if <i>SPI</i> is activated
A4	GND	Input	<b>Ground</b> , has to be connected to the main motherboard ground.
B1	GND	Input	<b>Ground</b> , has to be connected to the main motherboard ground.
B2	GND	Input	<b>Ground</b> , has to be connected to the main motherboard ground.
B3	I2C_SDA/ GPIO_6	Input/output <sup>(1)</sup>	<b>Bidirectional I<sup>2</sup>C serial data</b> (open drain without a weak pull-up resistor) / General-purpose input/output if <i>SPI</i> is activated
B4	SPI_MISO/ GPIO_0	Output	<b>SPI master input, slave output</b> (output from slave) / General-purpose input/output if I <sup>2</sup> C is activated
C1	GPI_I2C_Select	Input	This pin must be connected to an external pull-down resistor to activate the I <sup>2</sup> C protocol during product boot time. It can remain unconnected for the <i>SPI</i> protocol.  This pin is internal pull-up by default and becomes internal floating after I <sup>2</sup> C activation.
C2	GND	Input	<b>Ground</b> , has to be connected to the main motherboard ground.
C3	VCC	Input	<b>Power supply</b> . This pin must be connected to 1.8 V or 3.3 V DC power rail supplied by the motherboard.
C4	SPI_MOSI/ GPIO_3	Output <sup>(1)</sup>	<b>SPI master output, slave input</b> (output from master) / General-purpose input/output if I <sup>2</sup> C is activated
D1	GPIO_PP	Input	<b>Physical presence</b> , active high, internal pull-down. Used to indicate physical presence to the <i>TPM</i> .
D2	GND	Input	<b>Ground</b> , has to be connected to the main motherboard ground.
D3	$\overline{\text{SPI\_CS}}$ / GPIO_2	Input <sup>(1)</sup>	<b>SPI chip (or slave) select</b> , internal pull-up (active low; output from master) / General-purpose input/output if I <sup>2</sup> C is activated
D4	SPI_CLK/ GPIO_1	Input <sup>(1)</sup>	<b>SPI serial clock</b> (output from master) / General-purpose input/output if I <sup>2</sup> C is activated
E1	GND	Input	<b>Ground</b> , has to be connected to the main motherboard ground.
E2	GND	Input	<b>Ground</b> , has to be connected to the main motherboard ground.
E3	$\overline{\text{RST}}$	Input	<b>Reset</b> , active low, used to re-initialize the device. Must not be unconnected. External pull-up resistor required if it cannot be driven.
E4	$\overline{\text{PIRQ}}$	Output	<b>IRQ</b> , active low, open drain, used by the <i>TPM</i> to generate an interrupt
F1	GND	Input	<b>Ground</b> , has to be connected to the main motherboard ground.
F2	GND	Input	<b>Ground</b> , has to be connected to the main motherboard ground.
F3	GND	Input	<b>Ground</b> , has to be connected to the main motherboard ground.
F4	GND	Input	<b>Ground</b> , has to be connected to the main motherboard ground.

1. In GPIO configuration, this signal is Input/output.


### 3 Electrical integration guidance

This section gives some guidance on how to integrate the ST33KTPM2I device in an application.

#### 3.1 Recommended power supply filtering

The power supply of the device should be filtered using the circuit shown in the figure below.

Figure 3. Recommended filtering capacitors on V<sub>CC</sub>



DT64224V1

Table 3. V<sub>CC</sub> rising slope

Data based on design simulation and/or characterization results, not tested in production.

Symbol	Parameter	Min.	Typ.	Max.	Unit
S <sub>VCC</sub>	V <sub>CC</sub> rising slope	2	-	2 · 10 <sup>3</sup>	V/ms

*Note:* Measurement must be done between 1.36 V and 1.62 V. If V<sub>CC</sub> rising slope requirement is unreachable for the concerned platform or if there is any other noisy environment at boot, a "power-on reset and warm reset sequence" must be run.


#### 3.2 SPI\_CS optional filtering

Recommendation for SPI\_CS integration: It is mandatory that SPI\_CLK is at the low logic level when the falling edge occurs on the SPI\_CS signal. An external capacitance of 56 pF is recommended on SPI\_CS for that purpose. This capacitor might not be required depending on the intrinsic line capacitance, the SPI bus frequency, or both.

### 3.3 Device integration for SPI communication

The figure below shows the typical hardware implementation of the ST33KTPM2I device for SPI communication.

**Figure 4. Typical hardware implementation for SPI communication (UFQFPN32 package)**



DT68966V1

**Note:** The use of a low-value resistor (typically 33  $\Omega$ ) on SPI\_MISO, SPI\_MOSI and SPI\_CLK can be recommended for line adaptation when the signals are affected by parasite spikes. Its use is mandatory to avoid disturbance of the ramp-up and ramp-down signals.


**Note:** The capacitor on  $\overline{\text{SPI\_CS}}$  is optional (see Section 3.2  $\overline{\text{SPI\_CS}}$  optional filtering).

**Note:** The pull-up resistor on the PIRQ line is mandatory to optimize the power consumption in standby mode.

### 3.4 Device integration for I<sup>2</sup>C communication

The figure below shows the typical hardware implementation of the ST33KTPM2I device for I<sup>2</sup>C communication.

**Figure 5. Typical hardware implementation for I<sup>2</sup>C communication (UFQFPN32 package)**



DT68867V2

**Note:** The pull-up resistor on the PIRQ line is mandatory to optimize the power consumption in standby mode.


## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 4.1 UFQFPN32 package information

This UFQFPN is a 32 lead wettable flank, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package.

Figure 6. UFQFPN32 - Outline



1. Drawing is not to scale.
2. Coplanarity applies to the exposed pad as well as the terminal.



### 4.1.1 Thermal characteristics of packages

The table below provides the thermal characteristics of the UFQFPN32 package.

**Table 5. Thermal characteristics**


Parameter		Symbol	Value
Recommended operating temperature range	Ambient temperature	$T_A$	-40 to 105 °C
	Case temperature	$T_C$	-
	Junction temperature	$T_J$	-43 to 108 °C
Absolute maximum junction temperature		-	125 °C
Maximum power dissipation		-	66 mW
Theta-JA, -JB and -JC	Junction to ambient thermal resistance	$\theta_{JA}^{(1)}$	35 °C/W
	Junction to case thermal resistance	$\theta_{JC}$	5 °C/W
	Junction to board thermal resistance	$\theta_{JB}$	20 °C/W

1. According to JESD51-2 (still air condition).

### 4.2 WLCSP24 package information

This WLCSP is a 24-ball, 1.812 × 2.589 mm, 0.40 mm pitch, wafer level chip scale package.

**Figure 8. WLCSP24 - Outline**



1. Drawing is not to scale.
2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.
3. Primary datum Z and seating plane are defined by the spherical crowns of the ball.
4. Ball position designation as per JESD 95-1, SPP-010.

**Table 6. WLCSP24 - Mechanical data**

Symbol	Millimeters			Inches <sup>(1)</sup>		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.290	0.310	0.330	0.0114	0.0122	0.0129
A1	0.090	0.100	0.100	0.0035	0.0039	0.0039
A2	0.173	0.185	0.198	0.0068	0.0072	0.0078
A3 <sup>(2)</sup>	-	0.025	-	-	0.0010	-
b <sup>(3)</sup>	0.225	0.250	0.275	0.0088	0.0098	0.0108
D	1.787	1.812	1.837	0.0703	0.0713	0.0723
E	2.564	2.589	2.614	0.101	1.0102	0.103
eD	-	0.400	-	-	0.0157	-
eE	-	0.400	-	-	0.0157	-
D1	-	1.200	-	-	0.0472	-
E1	-	2.000	-	-	0.0787	-
aaa	-	-	0.030	-	-	0.0012
bbb	-	-	0.060	-	-	0.0023
ccc	-	-	0.050	-	-	0.0020
ddd	-	-	0.015	-	-	0.0006


1. Values in inches are converted from mm and rounded to 3 decimal digits.

2. Back side coating.

3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

#### 4.2.1 PCB design and reflow recommendations

The recommendations provided in this section apply to the WLCSP package only and must be considered as development guidance for PCB designer. It is linked to ST's package development and qualification procedure; as a result it must be fine-tuned and adapted according to customer process.


**Figure 9. PCB landing pattern**


**Table 7. WLCSP24 - Recommended PCB design rules**

Dimension	Recommended values
Pitch	0.400 mm
Solder pad width	0.225 mm
Solder mask opening	0.275 mm
Solder mask thickness	0.025 mm
Copper trace thickness	0.030 mm
Copper trace width	0.080 mm

This package is compliant with the IPC/JEDEC J-STD-020D specifications.

The ST WLCSP is ECOPACK compliant: In order to meet environmental requirements, ST offers ECOPACK packages. These packages have a lead-free second-level interconnect. The category of second-level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at [www.st.com](http://www.st.com).

**Figure 10. Reflow soldering temperature profile**


The previous figure shows the reflow soldering temperature profile (°C versus time) and the table below provides the critical reflow parameters (typical values).

**Table 8. Critical reflow parameters**

Parameter	Value (typical)
Process step Lead-free solder: Ramp rate	3 °C/s
Pre-heat	150 °C to 180 °C, 60 to 180 seconds
Time above liquidus (TAL)	220 °C, 30 to 90 seconds
Peak temperature	255 °C ±5 °C
Time within 5 °C of peak temperature	10 to 20 seconds
Ramp-down rate	6 °C/s maximum

## 5 Delivery packing

### 5.1 UFQFPN32 - tape and reel delivery packing

Surface-mount packages can be supplied with tape and reel packing. The reels have a 13" typical diameter. Reels are in plastic, either anti-static or conductive, with a black conductive cavity tape. The cover tape is transparent anti-static or conductive.


The devices are positioned in the cavities with the identifying pin (normally Pin "1") on the same side as the sprocket holes in the tape.

The STMicroelectronics tape and reel specifications are compliant with the EIA 481-A standard specification.

**Table 9. UFQFPN32 - Packages on tape and reel**

Package	Description	Tape width	Tape pitch	Reel diameter	Quantity per reel
UFQFPN32	Ultra thin fine pitch quad flat pack no-lead package	12 mm	8 mm	13 in.	3000


**Figure 11. UFQFPN32 - Reel diagram**



**Table 10. UFQFPN32 - Reel dimensions**

Reel size	Tape width	A Max.	B Min.	C	D Min.	G Max.	N Min.	T Max.	Unit
13"	16	330	1.5	13 ±0.2	20.2	16.4 +2/-0	100	22.4	mm
	12					12.6		18.4	

Figure 12. UFQFPN32 - Embossed carrier tape



1. Drawing is not to scale.

Figure 13. UFQFPN32 - Chip orientation in the embossed carrier tape




Table 11. UFQFPN32 - Carrier tape dimensions


Package	A0	B0	K0	D1 Min.	P	P2	D	P0	E	F	W	T Max.	Unit
UFQFPN 5x5	5.3 ±0.1	5.3 ±0.1	0.75 ±0.1	1.5	8 ±0.1	2 ±0.05	1.55 ±0.05	4 ±0.1	1.75 ±0.1	5.5 ±0.1	12 ±0.3	0.3 ±0.05	mm

## 6 Package marking information

### 6.1 UFQFPN32 package marking information

Parts marked as E or ES (for engineering sample) are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

Figure 14. UFQFPN32 - Standard marking example



Legend:


- |  |                                      |
|--|--------------------------------------|
| A: Marking area – Up to 8 digits                   | G: Assembly week (WW)                |
| B: Marking area – 3 digits                         | H: Second level interconnect         |
| C: BE sequence (LLL)                               | I: Standard STMicroelectronics logo  |
| D: Country of origin (3 characters allowed (max.)) | J: Diffusion traceability plant (WX) |
| E: Assembly plant (PP)                             | K: Dot <sup>(1)</sup>                |
| F: Assembly year (Y)                               |                                      |

1. The dot on the back side indicates the pin 1 location.

## 6.2 WLCSP24 package marking information

Parts marked as E or ES (for engineering sample) are not yet qualified and therefore not approved for use in production. STMicroelectronics is not responsible for any consequences resulting from such use. In no event will STMicroelectronics be liable for the customer using any of these engineering samples in production. STMicroelectronics Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

Figure 15. WLCSP24 package standard marking example (top view)



Caption:

- A: Marking area (5 characters)
- B: Marking area (3 characters)
- C: Assembly plant (PP)
- D: Dot (The dot on the marking side indicates the A1 ball location on the ball side.)
- E: Assembly week (WW)
- F: Assembly year (Y)

## 7 Ordering information

**Table 12. Ordering information**

Ordering code	Package	Factory firmware version	Supported interfaces	Marking area A	Marking area B
ST33KTPM2IWLBZA9	WLCSP24	10.257	I <sup>2</sup> C or SPI	KTPMI	ZA9
ST33KTPM2I3WBZA9	UFQFPN32 WF				

## 8 Support and information

---

Additional information regarding ST TPM devices can be obtained from the [www.st.com](http://www.st.com) website.

For any specific support information you can contact STMicroelectronics through the following e-mail:  
*[tpmsupport@stmicroelectronics.onmicrosoft.com](mailto:tpmsupport@stmicroelectronics.onmicrosoft.com).*

STMicroelectronics has put in place a Product Security Incident Response Team (ST PSIRT). We encourage you to report any potential security vulnerability that you might suspect in our products through the ST PSIRT web page: <https://www.st.com/psirt>.

## Appendix A Referenced documents

The following materials are to be used in conjunction with or are referenced by this document.

[TPM 2.0 P1 r159]	TPM Library, Part 1, Architecture, Family 2.0, rev 1.59, TCG
[TPM 2.0 P2 r159]	TPM Library, Part 2, Structures, Family 2.0, rev 1.59, TCG
[TPM 2.0 P3 r159]	TPM Library, Part 3, Commands, Family 2.0, rev 1.59, TCG
[TPM 2.0 P4 r159]	TPM Library, Part 4, Supporting routines, Family 2.0, rev 1.59, TCG
[TPM 2.0 rev159 Err 1.4]	Errata Version 1.4 for Trusted Platform Module Library Family 2.0 Revision 1.59, TCG
[PTP 2.0 r1.05]	TCG PC Client Platform TPM Profile (PTP) for TPM 2.0 Version 1.05 Revision 14, TCG
[PKCS#1]	PKCS#1: v2.1 RSA Cryptography Standard, RSA Laboratories
[AN2639]	Application note, Soldering recommendations and package information for Lead-free ECOPACK microcontrollers, STMicroelectronics
[TCG EK Cre Profile TPM 2.3]	TCG EK credential profile for TPM Family 2.0 Level 0. Specification Version 2.3 Revision 2, 23 July 2020, TCG.
[TPM 2.0 PP]	TCG Protection Profile for PC Client Specific TPM 2.0 Library Revision 1.59; Version 1.3
[SP800-90B]	Recommendation for the entropy sources used for random bit generation, January 2018, NIST
[SP800-90Ar1]	Recommendation for random number generation using deterministic random bit generators, June 2015, NIST

## Revision history

**Table 13. Document revision history**

Date	Revision	Changes
15-Dec-2023	1	Initial release.

## Glossary

<b>3D</b> Three-dimensional	<b>PKCS</b> Public key cryptographic standards
<b>AES</b> Advanced encryption standard	<b>PSS</b> Probabilistic signature scheme
<b>CA</b> Certification Authority	<b>RNG</b> Random number generator
<b>CC</b> Common Criteria	<b>RSA</b> Public-key cryptosystem (created by Ron Rivest, Adi Shamir and Leonard Adleman)
<b>CRT</b> Chinese remainder theorem	<b>RSAES</b> Rivest Shamir Adelman encryption/decryption scheme
<b>DES</b> Data encryption standard	<b>RSASSA</b> Rivest Shamir Adelman signature scheme with appendix
<b>DRBG</b> Deterministic random bit generator	<b>SHA</b> Secure Hash algorithm
<b>DXE</b> Driver execution environment	<b>SPI</b> Serial peripheral interface
<b>EC</b> Elliptic curve	<b>TCG</b> Trusted Computing Group®
<b>ECC</b> Elliptic curve cryptography	<b>TDES</b> Triple DES cryptographic algorithm
<b>ECDA</b> Elliptic curve direct anonymous attestation	<b>TPM</b> Trusted platform module
<b>ECDAA</b> Elliptic curve direct anonymous attestation (algorithm)	<b>TRNG</b> True random number generator
<b>ECDH</b> Elliptic curve Diffie–Hellman	<b>TSS</b> TPM software stack
<b>ECDSA</b> Elliptic curve digital signature algorithm	
<b>EK</b> Endorsement key	
<b>ESD</b> Electrostatic discharge	
<b>FIPS</b> Federal Information Processing Standards	
<b>GPIO</b> General purpose input/output	
<b>HBM</b> Human body model	
<b>HMAC</b> Hash-based message authentication code or keyed-hash message authentication code	
<b>I<sup>2</sup>C</b> Inter-integrated circuit	
<b>MCU</b> Microcontroller unit	
<b>NIST</b> National Institute of Standards and Technology	
<b>NV</b> Nonvolatile	

## Contents

<b>1</b>	<b>Description</b> .....	<b>3</b>
<b>2</b>	<b>Pin and signal description</b> .....	<b>4</b>
<b>2.1</b>	TCG standard package .....	4
<b>2.1.1</b>	UFQFPN32 pin and signal description .....	4
<b>2.2</b>	Optimized packages .....	6
<b>2.2.1</b>	WLCSP24 ballout and signal description .....	6
<b>3</b>	<b>Electrical integration guidance</b> .....	<b>8</b>
<b>3.1</b>	Recommended power supply filtering .....	8
<b>3.2</b>	$\overline{\text{SPI\_CS}}$ optional filtering .....	8
<b>3.3</b>	Device integration for SPI communication .....	9
<b>3.4</b>	Device integration for I <sup>2</sup> C communication .....	10
<b>4</b>	<b>Package information</b> .....	<b>11</b>
<b>4.1</b>	UFQFPN32 package information .....	11
<b>4.1.1</b>	Thermal characteristics of packages .....	13
<b>4.2</b>	WLCSP24 package information .....	13
<b>4.2.1</b>	PCB design and reflow recommendations .....	14
<b>5</b>	<b>Delivery packing</b> .....	<b>16</b>
<b>5.1</b>	UFQFPN32 - tape and reel delivery packing .....	16
<b>6</b>	<b>Package marking information</b> .....	<b>18</b>
<b>6.1</b>	UFQFPN32 package marking information .....	18
<b>6.2</b>	WLCSP24 package marking information .....	19
<b>7</b>	<b>Ordering information</b> .....	<b>20</b>
<b>8</b>	<b>Support and information</b> .....	<b>21</b>
<b>Appendix A</b>	<b>Referenced documents</b> .....	<b>22</b>
	<b>Revision history</b> .....	<b>23</b>
	<b>List of tables</b> .....	<b>26</b>
	<b>List of figures</b> .....	<b>27</b>

## List of tables

<b>Table 1.</b>	UFQFPN32 descriptions . . . . .	5
<b>Table 2.</b>	WLCSP24 ball description. . . . .	7
<b>Table 3.</b>	V <sub>CC</sub> rising slope. . . . .	8
<b>Table 4.</b>	UFQFPN32 - Mechanical data . . . . .	12
<b>Table 5.</b>	Thermal characteristics. . . . .	13
<b>Table 6.</b>	WLCSP24 - Mechanical data. . . . .	14
<b>Table 7.</b>	WLCSP24 - Recommended PCB design rules. . . . .	15
<b>Table 8.</b>	Critical reflow parameters . . . . .	15
<b>Table 9.</b>	UFQFPN32 - Packages on tape and reel . . . . .	16
<b>Table 10.</b>	UFQFPN32 - Reel dimensions. . . . .	16
<b>Table 11.</b>	UFQFPN32 - Carrier tape dimensions . . . . .	17
<b>Table 12.</b>	Ordering information . . . . .	20
<b>Table 13.</b>	Document revision history . . . . .	23

## List of figures

Figure 1.	UFQFPN32 pinout . . . . .	4
Figure 2.	WLCSP24 ballout - top view through package . . . . .	6
Figure 3.	Recommended filtering capacitors on $V_{CC}$ . . . . .	8
Figure 4.	Typical hardware implementation for SPI communication (UFQFPN32 package). . . . .	9
Figure 5.	Typical hardware implementation for $I^2C$ communication (UFQFPN32 package) . . . . .	10
Figure 6.	UFQFPN32 - Outline . . . . .	11
Figure 7.	UFQFPN32 - PCB footprint example . . . . .	12
Figure 8.	WLCSP24 - Outline . . . . .	13
Figure 9.	PCB landing pattern . . . . .	14
Figure 10.	Reflow soldering temperature profile . . . . .	15
Figure 11.	UFQFPN32 - Reel diagram . . . . .	16
Figure 12.	UFQFPN32 - Embossed carrier tape . . . . .	17
Figure 13.	UFQFPN32 - Chip orientation in the embossed carrier tape . . . . .	17
Figure 14.	UFQFPN32 - Standard marking example . . . . .	18
Figure 15.	WLCSP24 package standard marking example (top view) . . . . .	19

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved