

# **16Gb DDR5 SDRAM**

*Lead-Free&Halogen-Free  
(RoHS Compliant)*

**H5CG44MEBDXxxx**

**H5CG48MEBDXxxx**

**H5CG46MEBDXxxx**

## Revision History

Revision No.	History	Draft Date	Remark
0.1	Initial Release	Sep. 2019	JEDEC spec 0.88c
0.2	Updated JEDEC Specification	Feb. 2020	JEDEC spec 0.99c
0.99	Updated JEDEC 1.0 Version	Jul. 2020	JEDEC spec 0.99d
1.0	Updated IDD Specification	Feb. 2021	
1.1	Editorial Change	May. 2021	

1. DDR5 Component Product.....	10
1.1 Ordering Information .....	10
1.2 Operating Frequency.....	10
1.3 IDD Specification .....	13
2. DDR5 SDRAM Package, Pinout Description and Addressing .....	15
2.1 DDR5 SDRAM Row for X4, X8 .....	15
2.2 DDR5 SDRAM Ball Pitch.....	15
2.3 DDR5 SDRAM Columns for X4, X8 .....	15
2.4 DDR5 SDRAM X4/8 Ballout using MO-xxx .....	14
2.5 DDR5 SDRAM X16 Ballout using MO-xxx .....	15
2.6 Pinout Description .....	18
2.7 DDR5 SDRAM Addressing .....	20
3. Functional Description .....	22
3.1 Simplified State Diagram - No Ballot .....	22
3.2 Basic Functionality .....	23
3.3 RESET and Initialization Procedure .....	24
3.3.1 Power-up Initialization Sequence .....	24
3.3.2 Reset Initialization with Stable Power.....	27
3.3.3 Input Voltage Power-up and Power-Down Sequence .....	28
3.4 Mode Register Definition .....	29
3.4.1 Mode Register Read (MRR) .....	29
3.4.2 Mode Register WRITE (MRW) .....	32
3.4.3 DFE Mode Register Write Update Timing .....	32
3.4.4 Mode Register Truth Tables and Timing Constraints .....	33
3.5 Mode Registers .....	33
3.5.1 Mode Register Assignment and Definition in DDR5 SDRAM .....	33
3.5.2 MR0 (MA[7:0]=00H) Burst Length and CAS Latency .....	43
3.5.3 MR1 (MA [7:0] = 01H) - PDA Mode Details .....	44
3.5.4 MR2 (MA [7:0] = 02H) - Functional Modes w/Q3'19 Edits.....	43
3.5.5 MR3 (MA[7:0]=03H) - DQS Training .....	44
3.5.6 MR4 (MA[7:0]=04H) - Refresh Settings .....	45
3.5.7 MR5 (MA[7:0]=05H) - IO Settings.....	48
3.5.8 MR6 (MA[7:0]=06H) - Write Recovery Time & tRTP .....	49
3.5.9 MR7 (MA[7:0]=07H) - Blank - No Ballot.....	50
3.5.10 MR8 (MA[7:0]=08H) - Preamble / Postamble .....	51
3.5.11 MR9 (MA[7:0]=09H) - VREF Configuration .....	50
3.5.12 MR10 (MA[7:0]=0AH) - VrefDQ Calibration Value .....	53
3.5.13 MR11 (MA[7:0]=0BH) - Vref CA Calibration Value .....	54
3.5.14 MR12 (MA[7:0]=0CH) - Vref CS Calibration Value .....	53
3.5.15 MR13 (MA [7:0] = 0DH) - tCCD_L .....	53
3.5.16 MR14 (MA[7:0]=0EH) - Transparency ECC Configuration w/Q1'19 Edits.....	57
3.5.17 MR15 (MA[7:0]=0FH) - Transparency ECC Threshold per Gb of Memory Cells.....	54
3.5.18 MR16 (MA [7:0] = 10H) - Row Address with Max Errors 1 .....	59
3.5.19 MR17 (MA [7:0] = 11H) - Row Address with Max Errors 2 .....	59
3.5.20 MR18 (MA [7:0] = 12H) - Row Address with Max Errors 3 .....	59
3.5.21 MR19 (MA [7:0] = 13H) - Max Row Error Count.....	60
3.5.22 MR20 (MA [7:0] = 14H) - Error Count (EC) .....	60
3.5.23 MR21 (MA [7:0] = 15H) - RFU .....	60
3.5.24 MR22 (MA [7:0] = 16H) - RFU .....	61
3.5.25 MR23 (MA [7:0] = 17H) - PPR Settings .....	62
3.5.26 MR24 (MA [7:0] = 18H) - PPR Guard Key.....	62
3.5.27 MR25 (MA[7:0]=19H) - Read Training Mode Settings .....	63
3.5.28 MR26 (MA[7:0]=1AH) - Read Pattern Data0 / LFSR0 .....	64
3.5.29 MR27 (MA[7:0]=1BH) - Read Pattern Data1 / LFSR1 .....	64
3.5.30 MR28 (MA[7:0]=1CH) - Read Pattern Invert DQL7:0 (DQ7:0) .....	65
3.5.31 MR29 (MA[7:0]= DH) - Read Pattern Invert DQU7:0 (DQ15:8).....	66
3.5.32 MR30 (MA[7:0]=1EH) - Read LFSR Assignments.....	67
3.5.33 MR31 (MA[7:0]=1FH) - Read Training Pattern Address .....	67
3.5.34 MR32 (MA[7:0]=20H) - CK & CS ODT .....	68
3.5.35 MR33 (MA[7:0]=21H) - CA & DQS_PARK ODT .....	69
3.5.36 MR34 (MA[7:0]=22H) - RTT_PARK & RTT_WR .....	70
3.5.37 MR35 (MA[7:0]=23H) - RTT_NOM_WR & RTT_NOM_RD .....	71
3.5.38 MR36 (MA[7:0]=24H) - RTT Loopback.....	72
3.5.39 MR37 (MA[7:0]= 25H) - ODTL Write Control Offset .....	73
3.5.40 MR38 (MA[7:0]=26H) - ODTL NT Write Control Offset .....	74
3.5.41 MR39 (MA[7:0]=27H) - ODTL NT Read Control Offset .....	75
3.5.42 MR40 (MA[7:0]=28H) - Read DQS Offset Timing .....	76
3.5.43 MR41 (MA[7:0]=29H) - RFU - .....	77

3.5.44 MR42 (MA[7:0]=2AH) - DCA Types Supported .....	78
3.5.45 MR43 (MA[7:0]=2BH) - DCA Settings 1 .....	79
3.5.46 MR44 (MA[7:0]=2CH) - DCA Settings 2 .....	80
3.5.47 MR45 (MA[7:0]=2DH) - DQS Interval Control .....	81
3.5.48 MR46 (MA[7:0]=2EH) - DQS Osc Count - LSB .....	82
3.5.49 MR47 (MA[7:0]=2FH) - DQS Osc Count - MSB .....	82
3.5.50 MR48 (MA[7:0]=30H) - Write Pattern Mode .....	83
3.5.51 MR49 (MA[7:0]=31H) - Fast Zero Init .....	80
3.5.52 MR50 (MA[7:0]=32H) - Write CRC Settings .....	84
3.5.53 MR51 (MA[7:0]=33H) - Write CRC Auto-Disable Threshold .....	85
3.5.54 MR52 (MA[7:0]=34H) - Write CRC Auto-Disable Window .....	86
3.5.55 MR53 (MA[7:0]=35H) - Loopback .....	87
3.5.56 MR54 (MA[7:0]=36H) - hPPR Resources .....	88
3.5.57 MR55 (MA[7:0]=37H) - hPPR Resources .....	89
3.5.58 MR56 (MA[7:0]=38H) - hPPR Resources .....	90
3.5.59 MR57 (MA[7:0]=39H) - hPPR Resources .....	91
3.5.60 MR58 (MA[7:0]=3AH) - Refresh Management .....	92
3.5.61 MR59 (MA[7:0]=3BH) - RFM RAA Counter .....	93
3.5.62 MR60 - Blank - No Ballot .....	94
3.5.63 MR61 (MA[7:0]=3DH) - Package Output Driver Test Mode .....	95
3.5.64 MR62 (MA[7:0]=3EH) - Vendor Specified .....	96
3.5.65 MR63 (MA[7:0]=3FH) - DRAM Scratch Pad .....	97
3.5.65.1 RCD Control Word Usage Example .....	97
3.5.66 Mode Register Definitions for DFE .....	98
3.5.67 MR103 (MA[7:0]=67H) - DQSL_t DCA for IBCLK and QCLK .....	99
3.5.68 MR104 (MA[7:0]=68H) - DQSL_t DCA for QBCLK .....	99
3.5.69 MR105 (MA[7:0]=69H) - DQSL_c DCA for IBCLK and QCLK .....	100
3.5.70 MR106 (MA[7:0]=6AH) - DQSL_c DCA for QBCLK .....	100
3.5.71 MR107 (MA[7:0]=6BH) - DQSU_t DCA for IBCLK and QCLK .....	101
3.5.72 MR108 (MA[7:0]=6CH) - DQSU_t DCA for QBCLK .....	101
3.5.73 MR109 (MA[7:0]=6DH) - DQSU_c DCA for IBCLK and QCLK .....	102
3.5.74 MR110 (MA[7:0]=6EH) - DQSU_c DCA for QBCLK .....	102
3.5.75 MR111 (MA[7:0]=69H) - DFE Global Settings .....	103
3.5.76 MR112 (MA[7:0]=70H) thru MR248 (MA[7:0]=F8H) - DFE Gain Bias w/Edits .....	104
3.5.77 MR113 (MA[7:0]=71H) thru MR249 (MA[7:0]=F9H) - DFE Tap-1 w/Edits .....	105
3.5.78 MR114 (MA[7:0]=72H) thru MR250 (MA[7:0]=FAH) - DFE Tap-2 w/Edits .....	106
3.5.79 MR115 (MA[7:0]=73H) thru MR251 (MA[7:0]=FBH) - DFE Tap-3 w/Edits .....	107
3.5.80 MR116 (MA[7:0]=74H) thru MR252 (MA[7:0]=FCH) - DFE Tap-4 w/Edits .....	108
3.5.81 MR117 (MA[7:0]=75H) - RFU .....	108
3.5.82 MR118 (MA[7:0]=76H) - DML VrefDQ Offset .....	109
3.5.83 MR126 (MA[7:0]=7EH) - DMU VrefDQ Offset .....	109
3.5.84 MR133 (MA[7:0]=85H) - DQL0 DCA for IBCLK and QCLK .....	110
3.5.85 MR134 (MA[7:0]=86H) - DQL0 DCA for QBCLK and DQL0 VrefDQ Offset .....	110
3.5.86 MR141 (MA[7:0]=8DH) - DQL1 DCA for IBCLK and QCLK .....	111
3.5.87 MR142 (MA[7:0]=8EH) - DQL1 DCA for QBCLK and DQL1 VrefDQ Offset .....	111
3.5.88 MR149 (MA[7:0]=95H) - DQL2 DCA for IBCLK and QCLK .....	112
3.5.89 MR150 (MA[7:0]=96H) - DQL2 DCA for QBCLK and DQL2 VrefDQ Offset .....	112
3.5.90 MR157 (MA[7:0]=9DH) - DQL3 DCA for IBCLK and QCLK .....	113
3.5.91 MR158 (MA[7:0]=9EH) - DQL3 DCA for QBCLK and DQL3 VrefDQ Offset .....	113
3.5.92 MR165 (MA[7:0]=A5H) - DQL4 DCA for IBCLK and QCLK .....	114
3.5.93 MR166 (MA[7:0]=A6H) - DQL4 DCA for QBCLK and DQL4 VrefDQ Offset .....	114
3.5.94 MR173 (MA[7:0]=ADH) - DQL5 DCA for IBCLK and QCLK .....	115
3.5.95 MR174 (MA[7:0]=AEH) - DQL5 DCA for QBCLK and DQL5 VrefDQ Offset .....	115
3.5.96 MR181 (MA[7:0]=B5H) - DQL6 DCA for IBCLK and QCLK .....	116
3.5.97 MR182 (MA[7:0]=B6H) - DQL6 DCA for QBCLK and DQL6 VrefDQ Offset .....	116
3.5.98 MR189 (MA[7:0]=BDH) - DQL7 DCA for IBCLK and QCLK .....	117
3.5.99 MR190 (MA[7:0]=BEH) - DQL7 DCA for QBCLK and DQL7 VrefDQ Offset .....	117
3.5.100 MR197 (MA[7:0]=C5H) - DQU0 DCA for IBCLK and QCLK .....	118
3.5.101 MR198 (MA[7:0]=C6H) - DQU0 DCA for QBCLK and DQU0 VrefDQ Offset .....	118
3.5.102 MR205 (MA[7:0]=CDH) - DQU1 DCA for IBCLK and QCLK .....	119
3.5.103 MR206 (MA[7:0]=CEH) - DQU1 DCA for QBCLK and DQU1 VrefDQ Offset .....	119
3.5.104 MR213 (MA[7:0]=D5H) - DQU2 DCA for IBCLK and QCLK .....	120
3.5.105 MR214 (MA[7:0]=D6H) - DQU2 DCA for QBCLK and DQU2 VrefDQ Offset .....	120
3.5.106 MR221 (MA[7:0]=DDH) - DQU3 DCA for IBCLK and QCLK .....	121
3.5.107 MR222 (MA[7:0]=DEH) - DQU3 DCA for QBCLK and DQU3 VrefDQ Offset .....	121
3.5.108 MR229 (MA[7:0]=E5H) - DQU4 DCA for IBCLK and QCLK .....	122
3.5.109 MR230 (MA[7:0]=E6H) - DQU4 DCA for QBCLK and DQU4 VrefDQ Offset .....	122
3.5.110 MR237 (MA[7:0]=EDH) - DQU5 DCA for IBCLK and QCLK .....	123
3.5.111 MR238 (MA[7:0]=EEH) - DQU5 DCA for QBCLK and DQU5 VrefDQ Offset .....	123

3.5.112 MR245 (MA[7:0]=F5H) - DQU6 DCA for IBCLK and QCLK .....	124
3.5.113 MR246 (MA[7:0]=F6H) - DQU6 DCA for QBCLK and DQU6 VrefDQ Offset.....	124
3.5.114 MR253 (MA[7:0]=FDH) - DQU7 DCA for IBCLK and QCLK.....	125
3.5.115 MR254 (MA[7:0]=FEH) - DQU7 DCA for QBCLK and DQU7 VrefDQ Offset .....	125
3.5.116 Undefined Mode Registers spaced in DFE, per bit DCA & per bit VrefDQ section .....	126
4. DDR5 SDRAM Command Description and Operation .....	127
4.1 Command Truth Table .....	127
4.2 Burst Length, Type and Order .....	129
4.2.1 Burst Type and Burst Order for Optional BL32 Mode .....	130
4.3 Precharge Command .....	131
4.3.1 Precharge Command Modes.....	128
4.4 Programmable Preamble & Postamble.....	132
4.4.1 Read Preamble & Postamble .....	132
4.4.2 Write Preamble & Postamble .....	133
4.4.3 Write Preamble Timings .....	134
4.5 Interamble .....	135
4.5.1 Read Interamble Timing Diagrams.....	135
4.5.2 Write Interamble Timing Diagrams .....	138
4.6 Activate Command .....	140
4.7 Read Operation .....	141
4.7.1 READ Burst Operation .....	141
4.7.2 Burst Read Operation followed by a Precharge .....	143
4.7.2.1 CLK to Read DQS timing parameters .....	144
4.7.3 Read Burst Operation for Optional BL32 Mode .....	146
4.7.4 Read and Write Command Interval .....	149
4.7.5 Read and Write Command Interval for Optional BL32 Modes.....	151
4.7.6 Read and Write Command Interval for 3DS .....	152
4.8 Write Operation .....	154
4.8.1 Write Data Mask .....	151
4.8.2 Write Burst Operation .....	154
4.8.3 Write Timing Parameters .....	157
4.8.4 Write Burst Operation for Optional BL32 Mode .....	158
4.8.5 Same Bank Write to Write Timings x8/x16 .....	158
4.8.6 Same Bank Write to Write Timings x4 .....	158
4.8.7 Write Timing Violations .....	163
4.8.7.1 Motivation.....	163
4.8.7.2 Data to Strobe Eye Height or Width Violations .....	163
4.8.7.3 Strobe and Strobe to Clock Timing Violations.....	163
4.8.8 Write Enable Timings .....	164
4.8.8.1 Introduction .....	164
4.9 Self Refresh Operation .....	166
4.9.1 Self Refresh in 2N Mode .....	168
4.10 Power down Mode .....	169
4.10.1 Power-Down Entry and Exit.....	169
4.11 Input Clock Frequency Change .....	171
4.11.1 Frequency Change Steps.....	171
4.12 Maximum Power Saving Mode (MPSM) .....	173
4.12.1 MPSM Idle State.....	173
4.12.2 MPSM Power Down State .....	174
4.12.3 MPSM Deep Power Down State .....	174
4.12.4 MPSM command timings.....	174
4.13 Refresh Operation .....	175
4.13.1 Refresh Modes .....	176
4.13.2 Changing Refresh Mode.....	176
4.13.3 Same Bank Refresh .....	179
4.13.4 tREFI and tRFC parameters .....	181
4.13.5 tREFI and tRFC parameters for 3DS devices.....	177
4.13.6 Refresh Operation Scheduling Flexibility .....	183
4.13.7 Self Refresh entry and exit .....	184
4.14 Temperature Sensor .....	186
4.14.1 Temperature Sensor usage for 3D Stacked (3DS) Devices.....	187
4.14.2 Temperature Encoding .....	188
4.15 Multi-Purpose Command (MPC) .....	189
4.15.1 Introduction .....	189
4.15.2 MPC Opcodes .....	190
4.15.3 MPC Command Timings.....	192
4.16 Per DRAM Addressability (PDA) .....	194
4.16.1 PDA Enumerate ID Programming.....	195
4.16.2 PDA Select ID Operation.....	199

4.17 Read Training Pattern .....	201
4.17.1 Introduction .....	201
4.17.2 LFSR Pattern Generation .....	203
4.17.3 Read Training Pattern Examples .....	205
4.17.4 Read Training Pattern Timing Diagrams .....	208
4.18 Read Preamble Training Mode .....	210
4.18.1 Introduction .....	210
4.18.2 Entry and Exit for Preamble Training Mode .....	210
4.18.3 Preamble Training Mode Operation .....	210
4.19 CA Training Mode (CATM) .....	212
4.19.1 Introduction .....	212
4.19.2 Entry and Exit for CA Training Mode .....	212
4.19.3 CA Training Mode (CATM) Operation .....	212
4.19.3.1 CA Loopback Equations .....	213
4.19.3.2 Output equations .....	213
4.20 CS Training Mode (CSTM) .....	215
4.20.1 Introduction .....	212
4.20.2 Entry and Exit for CS Training Mode .....	212
4.20.3 CS Training Mode (CSTM) Operation .....	212
4.20.3.1 Output signals .....	215
4.21 Write Leveling Training Mode .....	219
4.21.1 Introduction .....	219
4.21.2 Write Leveling Mode Registers .....	220
4.21.3 External Write Leveling Training Operation .....	221
4.21.4 Write Leveling Internal Cycle Alignment Operation .....	218
4.21.5 Write Leveling Internal Phase Alignment and Final Host DQS Timing Operation .....	225
4.21.6 DRAM Termination During Write Leveling .....	226
4.22 Connectivity Test (CT) Mode .....	227
4.22.1 Introduction .....	222
4.22.2 Pin Mapping .....	222
4.22.3 Logic Equations .....	228
4.22.3.1 Min Term Equations .....	228
4.22.3.2 Output equations .....	228
4.23 ZQ Calibration Commands .....	229
4.23.1 ZQ Calibration Description .....	229
4.23.2 ZQ External Resistor, Tolerance, and Capacitive Loading .....	229
4.24 VrefCA Command .....	230
4.24.1 Introduction .....	230
4.24.2 VrefCA Command Timing .....	230
4.25 VrefCS Command - Editorially added Q2'19 .....	231
4.25.1 Introduction .....	231
4.25.2 VrefCS Command Timing .....	231
4.26 VrefCA Training Specification .....	232
4.27 VrefCS Training Specification .....	238
4.28 VrefDQ Calibration Specification .....	244
4.29 Post Package Repair (PPR) .....	250
4.29.1 Hard PPR (hPPR) .....	245
4.29.1.1 hPPR Fail Row Address Repair .....	246
4.29.1.2 Required Timing Parameters .....	252
4.29.2 Soft Post Package Repair (sPPR) .....	253
4.29.2.1 sPPR Repair of a Fail Row Address .....	248
4.30 Decision Feedback Equalization .....	255
4.30.1 Introduction .....	255
4.30.2 Pulse Response of a Reflective Memory Channel .....	255
4.30.3 Components of the DFE .....	256
4.31 DQS Interval Oscillator .....	260
4.32 2N Mode .....	266
4.32.1 1N / 2N Mode Clarifications .....	267
4.33 Write Pattern Command .....	268
4.34 On-Die ECC .....	265
4.34.1 SEC Overview .....	264
4.34.2 Polynomial Code for H Matrix .....	267
4.35 DDR5 ECC Transparency and Error Scrub .....	271
4.35.1 Mode Register and DRAM Initialization Prior to ECS Mode Operation .....	272
4.35.2 ECS Operation .....	268
4.35.3 ECS Threshold Filter .....	269
4.35.4 ECS Error Tracking w/Edits .....	274
4.35.5 3DS Operation .....	275

4.36 CRC .....	276
4.36.1 CRC polynomial and logic equation .....	276
4.36.2 CRC data bit mapping for x4 devices .....	277
4.36.3 CRC data bit mapping for x8 devices .....	278
4.36.4 CRC data bit mapping for x16 devices .....	278
4.36.5 Write CRC for x4, x8 and x16 devices .....	279
4.36.6 Write CRC auto-disable .....	279
4.36.7 Read CRC for x4, x8 and x16 devices .....	280
4.36.8 CRC Burst Order .....	280
4.36.9 Write CRC error handling .....	281
4.36.10 CRC bit mapping in BC8 mode .....	282
4.36.11 CRC bit mapping in BL32 mode .....	283
4.37 Loopback .....	284
4.37.1 Loopback Output Definition .....	280
4.37.2 Loopback Phase .....	280
4.37.3 Loopback Output Mode .....	281
4.37.3.1 Loopback Normal Output Mode (Default) .....	281
4.37.3.2 Loopback Normal Output Mode Timing Diagrams .....	281
4.37.3.3 Loopback Write Burst Output Mode .....	284
4.37.3.4 Loopback Write Burst Output Mode Timing Diagrams .....	284
4.37.4 Loopback Timing and Levels .....	288
4.38 CA_ODT Strap Operation .....	289
4.38.1 CA/CS/CK ODT Settings .....	289
4.39 Duty Cycle Adjuster (DCA) .....	291
4.39.1 Duty Cycle Adjuster Range .....	288
4.39.2 The relationship between DCA Code Change and single/two-phase internal clock(s)/DQS timing .....	292
4.39.3 The relationship between DCA Code Change and 4-phase internal clock(s)/DQS timing .....	294
4.39.4 The relationship between DCA Code Change and DQs output/DQS timing .....	295
4.39.5 Refresh Management (RFM) .....	296
4.40 Package Output Driver Test Mode (Optional) .....	298
4.41 IO features and Modes .....	299
4.41.1 Data Output Disable .....	299
4.41.2 TDQS/DM .....	299
4.41.2.1 TDQS .....	299
4.41.2.2 DM .....	299
4.41.2.3 TDQS/DM Disable .....	299
5. On-Die Termination .....	300
5.1 On-Die Termination for DQ .....	300
5.2 ODT Modes, Timing Diagrams and State Table .....	301
5.3 Dynamic ODT .....	304
5.3.1 ODT Functional Description .....	304
5.3.2 ODT tADC Clarifications .....	307
5.3.3 ODT Timing Diagrams .....	308
5.4 On-Die Termination for CA, CS, CK_t, CK_c .....	314
5.4.1 Supported On-Die Termination Values .....	316
5.5 On-Die Termination for Loopback Signals .....	318
6. AC & DC Operating Conditions .....	319
6.1 Absolute Maximum Ratings .....	319
6.2 DC Operating Conditions .....	320
6.3 DRAM Component Operating Temperature Range .....	321
7. AC & DC Global Definitions .....	322
7.1 Transmitter (Tx), Receiver (Rx) and Channel Definitions - No Ballot .....	322
7.2 Bit Error Rate .....	323
7.2.1 Introduction .....	323
7.2.2 General Equation .....	323
7.2.3 Minimum Bit Error Rate (BER) Requirements .....	324
7.3 Unit Interval and Jitter Definitions .....	325
7.3.1 Unit Interval (UI) .....	325
7.3.2 UI Jitter Definition .....	325
7.3.3 UI-UI Jitter Definition .....	326
7.3.4 Accumulated Jitter (Over "N" UI) .....	326
8. AC & DC Input Measurement Levels .....	327
8.1 Overshoot and Undershoot specifications for CAC - No Ballot .....	327
8.2 CA Rx voltage and timings .....	328
8.3 Input Clock Jitter Specification .....	331
8.3.1 Overview .....	331
8.3.2 Specification for DRAM Input Clock Jitter .....	332
8.4 Differential Input Clock (CK_t, CK_c) Cross Point Voltage (VIX) .....	334
8.5 Differential Input Clock Voltage Sensitivity .....	335

8.5.1 Differential Input Clock Voltage Sensitivity Parameter.....	335
8.5.2 Differential Input Voltage Levels for Clock.....	337
8.5.3 Differential Input Slew Rate Definition for Clock (CK_t, CK_c).....	338
8.6 Rx DQS Jitter Sensitivity.....	339
8.6.1 Rx DQS Jitter Sensitivity Specification.....	339
8.6.2 Test Conditions for Rx DQS Jitter Sensitivity Tests.....	341
8.7 Rx DQS Voltage Sensitivity.....	342
8.7.1 Overview.....	342
8.7.2 Receiver DQS Voltage Sensitivity Parameter.....	342
8.8 Differential Strobe (DQS) Input Cross Point Voltage (VIX).....	339
8.8.1 Differential Input Levels for DQS.....	344
8.8.2 Differential Input Slew Rate for DQS_t, DQS_c.....	344
8.9 Rx DQ Voltage Sensitivity.....	346
8.9.1 Overview.....	346
8.9.2 Receiver DQ Input Voltage Sensitivity Parameters.....	346
8.10 Rx Stressed Eye.....	347
8.10.1 Parameters for DDR5 Rx Stressed Eye Tests.....	348
8.11 Connectivity Test Mode - Input level and Timing Requirement.....	349
8.11.1 Connectivity Test (CT) Mode Input Levels.....	350
8.11.2 CMOS rail to rail Input Levels for RESET_n.....	351
9. AC & DC Output Measurement Levels and Timing.....	352
9.1 Output Driver DC Electrical Characteristics for DQS and DQ.....	352
9.2 Output Driver DC Electrical Characteristics for Loopback Signals LBDQS, LBDQ.....	354
9.3 Loopback Output Timing.....	356
9.3.1 Alert_n output Drive Characteristic.....	357
9.3.2 Output Driver Characteristic of Connectivity Test (CT) Mode.....	358
9.4 Single-ended Output Levels - VOL/VOH.....	359
9.5 Single-Ended Output Levels - VOL/VOH for Loopback Signals.....	359
9.6 Single-ended Output Slew Rate.....	360
9.7 Differential Output Levels.....	361
9.8 Differential Output Slew Rate.....	361
9.9 Tx DQS Jitter.....	362
9.10 Tx DQ Jitter.....	364
9.10.1 Overview.....	364
9.10.2 Tx DQ Jitter Parameters.....	365
9.11 Tx DQ Stressed Eye.....	366
9.11.1 Tx DQ Stressed Eye Parameters.....	367
10. Speed Bins.....	368
10.1 DDR5-4400 Speed Bins and Operations.....	368
10.2 DDR5-4800 Speed Bins and Operations.....	369
10.3 3DS DDR5-4400 Speed Bins and Operations.....	370
10.4 3DS DDR5-4800 Speed Bins and Operations.....	371
11. IDD, IDDQ, IPP Specification Parameters and Test conditions.....	373
11.1 IDD, IPP and IDDQ Measurement Conditions.....	373
11.2 IDD0, IDDQ0, IPP0 Pattern.....	378
11.3 IDD0F, IDDQ0F, IPP0F Pattern.....	379
11.4 IDD2N, IDD3N Pattern.....	380
11.5 IDD2NT, IDDQ2NT, IPP2NT Pattern.....	381
11.6 IDD4R, IDDQ4R, IPP4R Pattern.....	381
11.7 IDD4W, IDDQ4W, IPP4W Pattern.....	382
11.8 IDD5B, IDDQ5B, IPP5B, IDD5F, IDDQ5F, IPP5F Patterns.....	383
11.9 IDD5C, IDDQ5C and IPP5C Patterns.....	383
11.10 IDD6, IDDQ6N, IPP6N, IDD6E, IDDQ6E, IPP6E Pattern.....	384
11.11 IDD7, IDDQ7 and IPP7 Patterns.....	385
12. Input/Output Capacitances.....	386
12.1 Electrostatic Discharge Sensitivity Characteristics.....	389
13. Electrical Characteristics & AC Timing.....	390
13.1 Reference Load for AC Timing and Output Slew Rate - No Ballot.....	390
13.2 Rounding Definitions and Algorithms.....	391
13.2.1 Example 1, using integer math to convert tAA(min) from ns to nCK:.....	392
13.2.2 Example 2, using integer math to convert tWR(min) from ns to nCK:.....	393
13.3 Timing Parameters by Speed Grade.....	394
13.3.1 Timing Parameters for DDR5-3200 to DDR5-4000.....	394
13.3.2 Timing Parameters for DDR-4400 to DDR5-5200.....	395
13.3.3 Timing Parameters for 3DS-DDR5-3200 to 3DS-DDR5-4000 x4 2H & 4H.....	396
13.3.4 Timing Parameters for 3DS-DDR5-4400 to 3DS-DDR5-5200 x4 2H & 4H.....	400
14. DDR5 Package Drawing.....	397

## Description

The H5CG44MEBDX, H5CG48MEBDX, H5CG46MEBDX are a 16Gb DDR5 DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth. SK hynix 16Gb DDR5 SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 16bit prefetched to achieve very high bandwidth.

## Device Features and Ordering Information

### Features

- DRAM VDD/VDDQ = 1.1V (-33mV / +67mV)
- DRAM VPP = 1.8V (-54mV / +108mV)
- 32 Bank with x4/x8
- 16 Bank with x16
- 8 BG(Bank Group) for X4/X8/X16 configurations
- BL16, BC8 OTF, BL32, BL32 OTF supported
- Temperature Encoding
- Same Bank Refresh
- VrefDQ / VrefCA / VrefCS Training
- Hard/Soft Post Package Repair
- Input Clock Frequency Change
- Maximum Power Saving Mode (MPSM)
- Multi-Purpose Command (MPC)
- Per DRAM Addressability (PDA)
- Read Training Mode
- CA Training Mode
- CS Training Mode
- Per Pin VREFDQ Training
- Write Leveling Training Mode
- Connectivity Test (CT)
- ZQ Calibration
- DFE (Decision Feedback Equalization) for DQ
- DQS Interval Oscillator
- 1N / 2N Mode support for Commands
- On-Die ECC
- ECC Transparency and Error Scrub
- CRC (Cyclic Redundancy Check)
- Loopback for multiple purposes - monitor data, BER(Bit Error Rate) analysis, etc.
- Package Output Driver Test Mode
- Training Modes:
  - VrefDQ / VrefCA / VrefCS Training
  - Read Training Mode
  - CA Training Mode
  - CS Training Mode
  - Per Pin VREFDQ Training
  - Write Leveling Training Mode
  - Duty Cycle Adjuster (DCA) for Read - Global
  - Per Pin DCA(Duty Cycle Adjuster) for Read - Per Pin(DQ)
- NOT required RFM

# 1. DDR5 Component Product

## 1.1 Ordering Information

Part No.	Configuration	Package
H5CG44MEBDXxxx	4Gb x 4	82ball FBGA
H5CG48MEBDXxxx	2Gb x 8	
H5CG46MEBDXxxx	1Gb x 16	106ball FBGA

## 1.2 Operating Frequency

MT/s	Grade	tCK (ns)	CAS Latency (tCK)	tRCD (ns)	tRP (ns)	tRAS (ns)	tRC (ns)	CL-tRCD-tRP
<b>DDR5-4800</b>	-EB	0.416	16.00	16.00	16.00	32.00	48.00	40-39-39

## DDR5 SDRAM Component Part Number Decoder

**H5X XX X X XX X X XXX**  
 1 2 3    4 5    6    7    8 9    10 11    12 13 14

### 1-3) Product Mode & Type

H5C	DDR5 Component
-----	----------------

### 4-5) Product Density

G4	16Gb
G5	32Gb
G6	64Gb

### 6) Organization

4	X4
8	X8
6	X16

### 7) Generation

M	1st
---	-----

### 8-9) Speed

EB	4800 40-39-39
EE	4800 46-39-39 (for 3DS)

### 10) Temperature

D	CT (0~95°C)
T	IT (-40~95°C)

### 11) Reserved

X	(RFU)
---	-------

### 12-14) Serial Code

Code	Die Density	Number of Ball	Die Stack	Etc.
012	16Gb	82	2	TSV
013	16Gb	82	4	TSV
014	16Gb	82	1	-
015	16Gb	106	1	-

※ Codes can be added, deleted and changed by internal management.

※ This decoder can be used only for understanding SK hynix's part number. It doesn't mean supportability for all kinds of products.

### 1.3 IDD Specification

IDD and IPP values are for full operating range of voltage and temperature unless otherwise noted.

#### $I_{DD}$ and $I_{DDQ}$ Specification

Symbol	4800			Unit	NOTE
	x4	x8	x16		
IDD0	62.0	62.0	74.7	mA	
IDD0F	89.5	89.5	135.6	mA	
IDD2N	50.3	50.3	50.3	mA	
IDD2NT	79.3	79.3	75.7	mA	
IDD2P	41.7	41.7	41.7	mA	
IDD3N	54.9	54.9	54.9	mA	
IDD3P	46.2	46.2	46.2	mA	
IDD4R	197.6	245.6	412.2	mA	
IDD4W	227.5	227.8	355.8	mA	
IDD5B	170.8	170.8	170.8	mA	
IDD5F	161.4	161.4	161.4	mA	
IDD5C	86.3	86.3	86.3	mA	
IDD6E	46.3	46.3	46.3	mA	
IDD7	257.6	288.8	415.6	mA	
IDD8	27.4	27.4	27.4	mA	
IDDQ0	13.1	13.1	13.1	mA	
IDDQ0F	13.1	13.1	13.1	mA	
IDDQ2N	13.1	13.1	13.1	mA	
IDDQ2NT	14.1	14.1	14.1	mA	
IDDQ2P	10.4	10.4	10.4	mA	
IDDQ3N	13.1	13.1	13.1	mA	
IDDQ3P	10.5	10.5	10.5	mA	
IDDQ4R	43.3	62.8	118.0	mA	
IDDQ4W	44.8	76.9	145.0	mA	
IDDQ5B	13.1	13.1	13.1	mA	
IDDQ5F	13.1	13.1	13.1	mA	
IDDQ5C	13.1	13.1	13.1	mA	
IDDQ6E	10.4	10.4	10.4	mA	
IDDQ7	42.8	61.8	97.0	mA	
IDDQ8	10.3	10.3	10.3	mA	

## I<sub>pp</sub> Specification

Symbol	4800			Unit	NOTE
	x4	x8	x16		
IPP0	8.4	8.4	11.7	mA	
IPP0F	18.7	18.7	27.9	mA	
IPP2N	5.3	5.3	5.3	mA	
IPP2NT	5.3	5.3	5.3	mA	
IPP2P	2.4	2.4	2.4	mA	
IPP3N	29.1	29.1	29.1	mA	
IPP3P	27.3	27.3	27.3	mA	
IPP4R	33.7	33.7	40.1	mA	
IPP4W	35.9	35.9	42.7	mA	
IPP5B	47.0	47.0	47.0	mA	
IPP5F	45.5	45.5	45.5	mA	
IPP5C	18.5	18.5	18.5	mA	
IPP6E	8.8	8.8	8.8	mA	
IPP7	36.4	36.4	52.4	mA	
IPP8	2.4	2.4	2.4	mA	

### Note(s):

1. Burst Length: BL16 fixed by MR0 OP[1:0]=00.
2. Output Buffer Enable
  - set MR5 OP[0] = 0] : Qoff = Output buffer enabled
  - set MR5 OP[2:1] = 00] : Pull-Up Output Driver Impedance Control = RZQ/7
  - set MR5 OP[7:6] = 00] : Pull-Down Output Driver Impedance Control = RZQ/7

RTT\_Nom enable

  - set MR35 OP[5:0] = 110110: RTT\_NOM\_WR = RTT\_NOM\_RD = RZQ/6

RTT\_WR enable

  - set MR34 OP[5:3] = 010 RTT\_WR = RZQ/2

RTT\_PARK disable

  - set MR34 OP[2:0] = 000
3. WRITE CRC enabled
  - set MR50 OP[2:1] = 11

## **2. DDR5 SDRAM Package, Pinout Description and Addressing**

### **2.1 DDR5 SDRAM Row for X4, X8**

The DDR5 SDRAM x4/x8 component shall have 13 electrical rows of balls. Electrical is defined as rows that contain signal ball or power/ground balls. There may be additional rows of inactive balls for mechanical support.

### **2.2 DDR5 SDRAM Ball Pitch**

The DDR5 SDRAM component shall use a ball pitch of 0.8mm by 0.8mm.  
The number of depopulated columns is 3.

### **2.3 DDR5 SDRAM Columns for X4, X8**

The DDR5 SDRAM x4/x8 component shall have 6 electrical columns of balls in 2 sets of 3 columns.  
There shall be columns between the electrical columns where there are no balls populated. The number of these is 3.  
Electrical is defined as columns that contain signal ball or power/ground balls. There may be additional columns of inactive balls for mechanical support.


## 2.4 DDR5 SDRAM X4/8 Ballout using MO-210

	1	2	3	4	5	6	7	8	9	10	11	
A	DNU	LBDQ	VSS	VPP				ZQ	VSS	LBDQS	DNU	A
B		VDD	VDDQ	DQ2				DQ3	VDDQ	VDD		B
C		VSS	DQ0	DQS_t				DM_n, TDQS_t	DQ1	VSS		C
D		VDDQ	VSS	DQS_c				TDQS_c	VSS	VDDQ		D
E		VDD	DQ4	DQ6				DQ7	DQ5	VDD		E
F		VSS	VDDQ	VSS				VSS	VDDQ	VSS		F
G		CA_ODT	MIR	VDD				CK_t	VDDQ	TEN		G
H		ALERT_n	VSS	CS_n				CK_c	VSS	VDD		H
J		VDDQ	CA4	CA0				CA1	CA5	VDDQ		J
K		VDD	CA6	CA2				CA3	CA7	VDD		K
L		VDDQ	VSS	CA8				CA9	VSS	VDDQ		L
M		CAI	CA10	CA12				CA13	CA11	RESET_n		M
N	DNU	VDD	VSS	VDD				VPP	VSS	VDD	DNU	N

Note(s):

- 1 - DQ4-DQ7 are higher order DQ pins and are not connected for the x4 configuration.
- 2 - TDQS\_t is not valid for the x4 configuration
- 3 - TDQS\_c is not available for the x4 configuration
- 4 - DM\_n not valid for the x4 configuration

Figure 1 — DDR5 Ball Assignments for the x4/8 component




Note(s):

1. Additional columns and rows of inactive balls are for mechanical support only, and should not be tied to either electrically high or low.

## 2.5 DDR5 SDRAM X16 Ballout using MO-210

	1	2	3	4	5	6	7	8	9	10	11	
A	DNU	LBDQ	VSS	VPP				ZQ	VSS	LBDQS	DNU	A
B		VDD	VDDQ	DQU2				DQU3	VDDQ	VDD		B
C		VSS	DQU0	DQSU_t				DMU_n	DQU1	VSS		C
D		VDDQ	VSS	DQSU_c				RFU	VSS	VDDQ		D
E		VDD	DQU4	DQU6				DQU7	DQU5	VDD		E
F		VDD	VDDQ	DQL2				DQL3	VDDQ	VDD		F
G		VSS	DQL0	DQSL_t				DML_n	DQL1	VSS		G
H		VDDQ	VSS	DQSL_c				RFU	VSS	VDDQ		H
J		VDD	DQL4	DQL6				DQL7	DQL5	VDD		J
K		VSS	VDDQ	VSS				VSS	VDDQ	VSS		K
L		CA_ODT	MIR	VDD				CK_t	VDDQ	TEN		L
M		ALERT_n	VSS	CS_n				CK_c	VSS	VDD		M
N		VDDQ	CA4	CA0				CA1	CA5	VDDQ		N
P		VDD	CA6	CA2				CA3	CA7	VDD		P
R		VDDQ	VSS	CA8				CA9	VSS	VDDQ		R
T		CAI	CA10	CA12				CA13	CA11	RESET_n		T
U	DNU	VDD	VSS	VDD				VPP	VSS	VDD	DNU	U

Figure 2 — DDR5 Ball Assignments for the x16 component



Note(s):

1. Additional columns and rows of inactive balls are for mechanical support only, and should not be tied to either electrically high or low.

## 2.6 Pinout Description

Symbol	Type	Function
CK_t, CK_c	Input	Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.
CS_n	Input	Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection on systems with multiple Ranks. CS_n is considered part of the command code. CS_n is also used to enter and exit the parts from power down modes.
DM_n, DMU_n, DML_n	Input	Input Data Mask: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a Write access. DM_n is sampled on both edges of DQS. For x8 device, the function of DM_n is enabled by MR5:OP[5]=1. DM is not supported for x4 device.
CA[13:0]	Input	Command/Address Inputs: CA signals provide the command and address inputs according to the Command Truth Table. Note: Since some commands are multi-cycle, the pins may not be interchanged between devices on the same bus.
RESET_n	Input	Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is a CMOS rail to rail signal with DC high and low at 80% and 20% of V <sub>DDQ</sub> .
DQ	Input / Output	Data Input/Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst.
DQS_t, DQS_c, DQSU_t, DQSU_c, DQSL_t, DQSL_c	Input / Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQS_t, DQSL_t and DQSU_t are paired with differential signals DQS_c, DQSL_c, and DQSU_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR5 SDRAM supports differential data strobe only and does not support single-ended.
TDQS_t, TDQS_c	Output	Termination Data Strobe: TDQS_t/TDQS_c is applicable for x8 DRAMs only. When enabled via MR5:OP[4]=1, the DRAM shall enable the same termination resistance function on TDQS_t/TDQS_c that is applied to DQS_t/DQS_c. When disabled via MR5:OP[4]=0, DM_n/TDQS_t shall provide the data mask function depending on MR5:OP[5]; TDQS_c is not used. x4/x16 DRAMs must disable the TDQS function via MR5:OP[4]=0.
ALERT_n	Input/Output	Alert: If there is error in CRC, then Alert_n goes LOW for the period time interval and goes back HIGH. During Connectivity Test mode, this pin works as input. Using this signal or not is dependent on system. In case of not connected as Signal, ALERT_n Pin must be bounded to V <sub>DDQ</sub> on board.
TEN	Input	Connectivity Test Mode Enable: Required on x4, x8 & x16 devices. HIGH in this pin shall enable Connectivity Test Mode operation along with other pins. It is a CMOS rail to rail signal with AC high and low at 80% and 20% of V <sub>DDQ</sub> . Using this signal or not is dependent on System. This pin may be DRAM internally pulled low through a weak pull-down resistor to VSS.
MIR	Input	Mirror: Used to inform SDRAM device that it is being configured for Mirrored mode vs. Standard mode. With the MIR pin connected (strapped) to VDDQ, the SDRAM internally swaps even numbered CA with the next higher odd number CA. Normally the MIR pin must be tied to VSS if no CA mirror is required. Mirror pair examples: CA2 with CA3 (not CA1) CA4 with CA5 (not CA3). Note that the CA[13] function is only relevant for certain densities (including stacking) of DRAM component. In the case that CA[13] is not used, its ball location, considering whether MIR is used or not, should be connected (Strapped) to VDDQ. No active signaling requirements defined.
CAI	Input	Command & Address Inversion: With the CAI pin connected (strapped) to VDDQ, DRAM internally inverts the logic level present on all the CA signals. Normally the CAI pin must be connected to VSS if no CA inversion is required. No active signaling requirements defined.
CA_ODT	Input	ODT for Command and Address. Apply Group A settings if the pin is connected (Strapped) to VSS and apply Group B settings if the pin is connected (Strapped) to V <sub>DDQ</sub> . No active signalling requirements defined.
LBDQ	Output	Loopback Data Output: The output of this device on the Loopback Output Select defined in MR53:OP[4:0]. When Loopback is enabled, it is in driver mode using the default RON described in the Loopback Function section. When Loopback is disabled, the pin is either terminated or HiZ based on MR36:OP[2:0].

Symbol	Type	Function
LBDQS	Output	Loopback Data Strobe: This is a single ended strobe with the Rising edge-aligned with Loopback data edge, falling edge aligned with data center. When Loopback is enabled, it is in driver mode using the default RON described in the Loopback Function section. When Loopback is disabled, the pin is either terminated or HiZ based on MR36:OP[2:0].
RFU	Input/Output	Reserved for future use
NC		No Connect: No internal electrical connection is present.
VDDQ	Supply	DQ Power Supply: 1.1 V
VDD	Supply	Power Supply: 1.1 V
VSS	Supply	Ground
VPP	Supply	DRAM Activating Power Supply: 1.8V Nom,
ZQ	Reference	Reference Pin for ZQ calibration. This ball is tied to an external 240 ohm resistor(RZQ), which is tied to V <sub>SS</sub> .
NOTES:		

## 2.7 DDR5 SDRAM Addressing

**Table 1 — 8 Gb Addressing Table**

Configuration		2 Gb x4	1 Gb x8	512 Mb x16
Bank Address	BG Address	BG0~BG2	BG0~BG2	BG0~BG1
	Bank Address in a BG	BA0	BA0	BA0
	# BG / # Banks per BG / # Banks	8 / 2 / 16	8 / 2 / 16	4 / 2 / 8
Row Address		R0~R15	R0~R15	R0~R15
Column Address		C0~C10	C0~C9	C0~C9
Page size		1KB	1KB	2KB
Chip IDs / Maximum Stack Height		CID0~3 / 16H	CID0~3 / 16H	CID0~3 / 16H

**Table 2 — 16 Gb Addressing Table**

Configuration		4 Gb x4	2 Gb x8	1 Gb x16
Bank Address	BG Address	BG0~BG2	BG0~BG2	BG0~BG1
	Bank Address in a BG	BA0~BA1	BA0~BA1	BA0~BA1
	# BG / # Banks per BG / # Banks	8 / 4 / 32	8 / 4 / 32	4 / 4 / 16
Row Address		R0~R15	R0~R15	R0~R15
Column Address		C0~C10	C0~C9	C0~C9
Page size		1KB	1KB	2KB
Chip IDs / Maximum Stack Height		CID0~3 / 16H	CID0~3 / 16H	CID0~3 / 16H

**Table 3 — 24 Gb Addressing Table**

Configuration		6 Gb x4	3 Gb x8	1.5 Gb x16
Bank Address	BG Address	BG0~BG2	BG0~BG2	BG0~BG1
	Bank Address in a BG	BA0~BA1	BA0~BA1	BA0~BA1
	# BG / # Banks per BG / # Banks	8 / 4 / 32	8 / 4 / 32	4 / 4 / 16
Row Address		R0~R16	R0~R16	R0~R16
Column Address		C0~C10	C0~C9	C0~C9
Page size		1KB	1KB	2KB
Chip IDs / Maximum Stack Height		CID0~3 / 16H	CID0~3 / 16H	CID0~3 / 16H

Note 1 For non-binary memory densities, a quarter of the row address space is invalid. When the MSB address bit is "HIGH", the MSB-1 address bit shall be "LOW". An ACT command with row address inputs which violate this restriction may result in undefined or vendor specific behavior. Consult memory vendor for more information.

**Table 4 — 32 Gb Addressing Table**

Configuration		8 Gb x4	4 Gb x8	2 Gb x16
Bank Address	BG Address	BG0~BG2	BG0~BG2	BG0~BG1
	Bank Address in a BG	BA0~BA1	BA0~BA1	BA0~BA1
	# BG / # Banks per BG / # Banks	8 / 4 / 32	8 / 4 / 32	4 / 4 / 16
Row Address		R0~R16	R0~R16	R0~R16
Column Address		C0~C10	C0~C9	C0~C9
Page size		1KB	1KB	2KB
Chip IDs / Maximum Stack Height		CID0~3 / 16H	CID0~3 / 16H	CID0~3 / 16H

**Table 5 — 64 Gb Addressing Table**

Configuration		16 Gb x4	8 Gb x8	4 Gb x16
Bank Address	BG Address	BG0~BG2	BG0~BG2	BG0~BG1
	Bank Address in a BG	BA0~BA1	BA0~BA1	BA0~BA1
	# BG / # Banks per BG / # Banks	8 / 4 / 32	8 / 4 / 32	4 / 4 / 16
Row Address		R0~R17	R0~R17	R0~R17
Column Address		C0~C10	C0~C9	C0~C9


---

Configuration	16 Gb x4	8 Gb x8	4 Gb x16
Page size	1KB	1KB	2KB
Chip IDs / Maximum Stack Height	CID0~2 / 8H	CID0~2 / 8H	CID0~2 / 8H

### 3. Functional Description

#### 3.1 Simplified State Diagram

This Simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.



## 3.2 Basic Functionality

The DDR5 SDRAM is a high-speed dynamic random-access memory. To ease transition from DDR4 to DDR5, the introductory density (8Gb) shall be internally configured as 16-bank, 8 bank group with 2 banks for each bank group for x4/x8 and 8-bank, 4 bank group with 2 banks for each bankgroup for x16 DRAM. When the industry transitions to higher densities ( $\Rightarrow$ 16Gb), it doubles the bank resources and internally be configured as 32-bank, 8 bank group with 4 banks for each bank group for x4/x8 and 16-bank, 4 bank group with 4 banks for each bankgroup for x16 DRAM.

The DDR5 SDRAM uses a 16n prefetch architecture to achieve high-speed operation. The 16n prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR5 SDRAM consists of a single 16n-bit wide, eight clock data transfer at the internal DRAM core and sixteen corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write operation to the DDR5 SDRAM are burst oriented, start at a selected location, and continue for a burst length of sixteen or a 'chopped' burst of eight in a programmed sequence. Operation begins with the registration of an ACTIVATE Command, which is then followed by a Read or Write command. The address bits registered with the ACTIVATE Command are used to select the bank and row to be activated (i.e. in a 16Gb part, BG0-BG2 in a x4/8 and BG0-BG1 in x16 select the bankgroup; BA0-BA1 select the bank; R0-R17 select the row; refer to "DDR5 SDRAM Addressing" for specific requirements). The address bits registered with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (CA10=L), and select BC8 on-the-fly (OTF), fixed BL16, fixed BL32 (optional), or BL32 OTF (optional) mode if enabled in the mode register.

Prior to normal operation, the DDR5 SDRAM must be powered up and initialized in a predefined manner.

The following sections provide detailed information covering device reset and initialization, register definition, command descriptions, and device operation.

### 3.3 RESET and Initialization Procedure

For power-up and reset initialization, in order to prevent DRAM from functioning improperly, default values for the following MR settings need to be defined.

**Table 6 — MR default settings**

Item	Mode Register	Default Setting	Description
Burst Length	MR0 OP[1:0]	00 <sub>B</sub>	BL16
Read Latency	MR0 OP[6:2]	00010 <sub>B</sub>	RL(CL) = 26 @3200
Write Latency	n/a	WL=RL-2 (CWL=CL-2)	Fixed based on RL (CL)
Write Recovery (tWR)	MR6 OP[3:0]	0000 <sub>B</sub>	WR = 48nCK @3200 or 30ns
Read to Precharge Delay (tRTP)	MR6 OP[7:4]	0000 <sub>B</sub>	tRTP=12nCK @3200 or 7.5ns
VrefDQ Value	MR10	0010 1101 <sub>B</sub>	VREF(DQ) Range: 75% of V <sub>DDQ</sub>
VrefCA Value	MR11	0010 1101 <sub>B</sub>	VREF(CA) Range: 75% of V <sub>DDQ</sub>
VrefCS Value	MR12	0010 1101 <sub>B</sub>	VREF(CS) Range: 75% of V <sub>DDQ</sub>
ECS Error Threshold Count (ETC)	MR15	011 <sub>B</sub>	256
Post Package Repair	MR23 OP[1:0]	00 <sub>B</sub>	hPPR & sPPR Disabled
CK ODT	MR32 OP[2:0]	CK ODT is based on strap value	Group A= RTT_OFF=000 <sub>B</sub> Group B= 40 Ohms=111 <sub>B</sub>
CS ODT	MR32 OP[5:3]	CS ODT is based on strap value	Group A= RTT_OFF=000 <sub>B</sub> Group B= 40 Ohms=111 <sub>B</sub>
CA ODT	MR33 OP[2:0]	CA ODT is based on strap value	Group A= RTT_OFF=000 <sub>B</sub> Group B= 80 Ohms=100 <sub>B</sub>
DQS_RTT_PARK	MR33 OP[5:3]	000 <sub>B</sub>	RTT OFF
RTT_PARK	MR34 OP[2:0]	000 <sub>B</sub>	RTT OFF
RTT_WR	MR34 OP[5:3]	001 <sub>B</sub>	240 Ohm
RTT_NOM_WR	MR35 OP[2:0]	011 <sub>B</sub>	80 Ohm
RTT_NOM_RD	MR35 OP[5:3]	011 <sub>B</sub>	80 Ohm
RTT Loopback	MR36 OP[2:0]	000 <sub>B</sub>	RTT OFF

#### 3.3.1 Power-up Initialization Sequence

The following sequence shall be used to power up the DDR5 device. Unless specified otherwise, these steps are mandatory.


1. While applying power (after Ta), RESET\_n is recommended to be LOW ( $\leq 0.2 \times V_{DDQ}$ ) and all other inputs may be undefined. The device outputs remain disabled while RESET\_n is held LOW. Power supply voltage ramp requirements are provided in Table 2. VPP must ramp at the same time or earlier than VDD.

**Table 7 — Voltage Ramp Conditions**

After	Application Conditions
Ta is reached	VPP must be greater than VDD - TBD mV

Note:

- 1) Ta is the point when any power supply first reaches 300mV
  - 2) Voltage ramp conditions in the table above apply between (Ta) and Power-off (controlled or uncontrolled).
  - 3) Tb is the point at which all supply and reference voltages are within their defined ranges.
  - 4) Power ramp duration (Tb-Ta) must not exceed tINIT0.
2. Following the completion of the voltage ramp (Tb), RESET\_n must be maintained LOW. DQ, DQS\_t, DQS\_c, voltage levels must be between VSS and VDDQ to avoid latch-up. CS\_n, CK\_t, CK\_c and CA input levels must be between VSS and VDDQ to avoid latch-up.
  3. Beginning at Tb, RESET\_n must be maintained LOW for a minimum of tINIT1 (Tb to Tc), after which RESET\_n may be deasserted to HIGH (Tc). At least tINIT2 before RESET\_n de-assertion, CS\_n is required to be set LOW. All other input signals are "Don't Care". The DRAM shall support the ability for RESET\_n to be held indefinitely.



Note(s):

1. From time point (Td) until (Te), the command bus must be held high.
2. From time point (Te) until (Tf), NOP commands must be applied on the command bus.
3. From time point (Tf) until (Tz), DES commands must be applied between legal commands (MRR/MRW/MPC & VREFCA).
4. MRW Commands must be issued to all Mode Registers that require defined settings.
5. Default ODT tolerances are wider prior to ZQ calibration.
6. Prior to ZQcal completion (Tj), MPC commands shall be multi-cycle as described in the MPC command Timings section.

**Figure 3 — RESET\_n and Initialization Sequence at Power-on Ramping**

4. After RESET\_n is de-asserted (Tc), wait at least tINIT3 before driving CS\_n high.
5. After setting CS\_n high (Td), wait a minimum of tINIT4 to allow the DRAM CMOS based receiver to register the exit and allow the CS\_n, CK, CA, DQ and DQS ODT to go to the defined strap or MRS state (Te). Clock (CK\_t,CK\_c) is required to be started and stabilized for tCKSRX before exit of tINIT4 (Te). Upon the completion of Te, all ODT states (CA, CS\_n, CK, DQ and DQS ODT) should be valid and the DRAM's CS\_n receiver should no longer be in its CMOS based mode. ODT termination states will be uncalibrated until completion of ZQcal at (Tj)
6. Upon Te, NOP commands must be issued for a minimum of tINIT5 to conclude exit of initialization process and start tXPR timer at (Tf). The system must wait at least tXPR before issuing any legal configuration commands (Tg). During configuration, only MRR, MRW, MPC and VREFCA commands are legal.
7. Between (Tg to Tj), the following initial configuration modes must be completed prior to other training modes:
  - MPC for setting MR13 (tCCD/tDLLK) must be issued before the MPC command to reset the DLL.
  - MPC to execute DLL RESET must be issued before ZQCal Start
  - MPC to execute ZQCal Start and ZQCal Latch must be issued before any other training modes such as CS Training
8. Between (Tj to Tz), any number of legal configuration commands are allowed. Training based commands are optional and may be done at the system architect's discretion and may vary depending on the systems, though proper setting of certain registers, such as those related to Write Leveling Training, is required.
9. After (Tz), and the completion of any training or calibration timing parameters (i.e. tZQLAT is satisfied), the DDR5 device is ready for normal operation and is able to accept any valid command. Any additional mode registers that have not previously been set up for normal operation should be written at this time.

**Table 8 — Initialization Timing Parameters**

Parameter	Symbol	Value		Units	Note(s)
		MIN	MAX		
Maximum voltage-ramp time	tINIT0	-	20	ms	
Minimum RESET_n LOW time after completion of voltage ramp	tINIT1	200		us	
Minimum CS_n LOW time before RESET_n HIGH	tINIT2	10	-	ns	
Minimum CS_n LOW time after RESET_n HIGH	tINIT3	4	-	ms	
Minimum time for DRAM to register EXIT on CS_n with CMOS.	tINIT4	2	-	us	
Minimum cycles required after CS_n HIGH	tINIT5	3	-	nCK	1
Minimum time from Exit Reset to first valid Configuration Command	tXPR	tXS	-	ns	
Minimum stable clock time	tCKSRX	SEE Self Refresh Timing Table			


Note(s):

1 - Min number of NOP commands issued after CS\_n High (tINIT4).

### 3.3.2 Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization as shown in Figure 4.

1. Assert RESET\_n below 0.2 x VDDQ anytime when reset is needed. RESET\_n needs to be maintained for a minimum of tPW\_RESET. CS\_n must be pulled LOW at least tINIT2 before de-asserting RESET\_n.
2. Repeat steps 4 to 9 in Section 3.3.1



Note(s):

1. From time point (Td) until (Te), the command bus must be held high.
2. From time point (Te) until (Tf), NOP commands must be applied on the command bus.
3. From time point (Tf) until (TZ), DES commands must be applied between legal commands (MRR/MRW/MPC & VREFCAL).
4. MRW Commands must be issued to all Mode Registers that require defined settings.

Figure 4 — Reset Procedure at Power Stable

Table 9 — Reset Timing Parameters

Parameter	Symbol	Value		Units	Note(s)
		MIN	MAX		
Minimum RESET_n low time for Reset Initialization with stable power	tPW_RESET	1	-	uS	
Maximum time after RESET_n assertion to ODT off	tRST_ADC	-	50	nS	

Note(s):

### 3.3.3 Input Voltage Power-up and Power-Down Sequence




Figure 5 — Requirement for Voltage Ramp Control

Table 10 — Input Voltage Slew Rates

Description	Symbol	Min	Max	Units	Notes
VPP Rail	VPP_Ramp_Up_SR	0.2	5	V/ms	1,2,3,4,5
	VPP_Ramp_Down_SR	0.1	4.5	V/ms	
VDD Rail	VDD_Ramp_Up_SR	0.1	4.5	V/ms	
	VDD_Ramp_Down_SR	0.1	4.5	V/ms	
VDDQ Rail	VDDQ_Ramp_Up_SR	0.1	4.5	V/ms	
	VDDQ_Ramp_Down_SR	0.1	4.5	V/ms	

Note(s):

- Both VDD and VPP supply measurements made between 10% & 90% nominal voltage
- 1Mhz bandwidth limited measurement
- VPP must be equal to or greater than VDD/VDDQ at all times.
- During ramp up and ramp down [VDDQ-VDD] must be equal or less than 200mV.
- After tINIT0, all supplies must be within their specified tolerance, as defined in the DC Operating Tables.

### 3.4 Mode Register Definition

#### 3.4.1 Mode Register Read (MRR)

The Mode Register Read (MRR) command is used to read configuration and status data from the DDR5-SDRAM registers. The MRR command is initiated with CS\_n and CA[13:0] in the proper state as defined by the Command Truth Table. The mode register address operands (MA[7:0]) allow the user to select one of 256 registers. The mode register contents are available on the second 8 UI's of the burst and are repeated across all DQ's after the RL following the MRR command. To avoid a potentially worst-case pattern, every odd DQ bit (represented with !) shall have its contents inverted. Data in the burst (BL0-7) shall be either "0" or "1", with "1" indicating that the content of the later UI's (BL8-15) are inverted.

DQS is toggled for the duration of the MRR burst. The MRR has a command burst length 16. MRR termination control and ODT timings are the same as for the READ command. The MRR operation must not be interrupted. Non-Target ODT encoding is available for MRR, just like a normal READ. NT ODT MRR termination control and ODT timings are the same as for the READ NT command.

In the case that CRC is enabled, MRR's output will come with BL 18 (BL 16 plus 2 CRC-bit), but the host has the option to consider the 17th and 18th bits "don't care" for MRR handling. Regardless on if the host uses the 17th and 18th bits, while CRC is enabled, the strobe needs to toggle for BL 18.




Figure 6 — Mode Register Read Timing

Table 11 — DQ output mapping for x4 device

BL	0-7	8	9	10	11	12	13	14	15
DQ0	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ1	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ2	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ3	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7

Notes:

1. The read pre-amble and post-amble of MRR are same as normal read.

Table 12 — DQ output mapping for x8 device

BL	0-7	8	9	10	11	12	13	14	15
DQ0	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ1	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ2	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ3	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ4	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ5	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ6	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ7	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7

Notes:

1. The read pre-amble and post-amble of MRR are same as normal read.

**Table 13 — DQ output mapping for x16 device (OSC Count - MR46 & MR47 only)**

BL	0-7	8	9	10	11	12	13	14	15
DQ0	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ1	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ2	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ3	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ4	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ5	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ6	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ7	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ8	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ9	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ10	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ11	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ12	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ13	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ14	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ15	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7

Notes:

1. The read pre-amble and post-amble of MRR are same as normal read.
2. Output map excludes per bit DFE, DCA and VrefDQ mode registers (MR112 through MR255)

**Table 14 — DQ output mapping for x16 device (DFE REGISTERS EXCLUDED)**

BL	0-7	8	9	10	11	12	13	14	15
DQ0	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ1	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ2	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ3	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ4	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ5	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ6	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ7	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ8		Don't Care							
DQ9									
DQ10									
DQ11									
DQ12									
DQ13									
DQ14									
DQ15									

Notes:

1. The read pre-amble and post-amble of MRR are same as normal read.
2. Output of mode register data is only duplicated and inverted across the first 8 bits of a x16 device.
3. Output map excludes per bit DFE, DCA and VrefDQ mode registers (MR112 through MR255)

**Table 15 — DQ output mapping for x16 device (DFE Lower Byte - DQ[0:7], DML)**

BL	0-7	8	9	10	11	12	13	14	15
DQ0	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ1	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ2	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ3	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ4	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ5	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ6	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ7	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ8	Don't Care								
DQ9									
DQ10									
DQ11									
DQ12									
DQ13									
DQ14									
DQ15									

Notes:

1. The read pre-amble and post-amble of MRR are same as normal read.
2. Output of mode register data is only duplicated and inverted across the first 8 bits of a x16 device when reading from a DFE register associated with a lower byte DQ or DML.
3. Output map is ONLY for per bit DFE, DCA and VrefDQ mode registers (MR112 through MR255)

**Table 16 — DQ output mapping for x16 device (DFE Upper Byte - DQ[15:8], DMU)**

BL	0-7	8	9	10	11	12	13	14	15
DQ0	Don't Care								
DQ1									
DQ2									
DQ3									
DQ4									
DQ5									
DQ6									
DQ7									
DQ8	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ9	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ10	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ11	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ12	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ13	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7
DQ14	0	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
DQ15	1	!OP0	!OP1	!OP2	!OP3	!OP4	!OP5	!OP6	!OP7

Note(s):

1. The read pre-amble and post-amble of MRR are same as normal read.
2. Output of mode register data is only duplicated and inverted across the last 8 bits of a x16 device when reading from a DFE register associated with an upper byte DQ or DMU.
3. Output map is ONLY for per bit DFE, DCA and VrefDQ mode registers (MR112 through MR255)

### 3.4.2 Mode Register WRITE (MRW)

The Mode Register Write (MRW) command is used to write configuration data to the mode registers. The MRW command is initiated with CS<sub>n</sub> and CA[13:0] in the proper state as defined by the Command Truth Table. The mode register address and the data written to the mode registers is contained in CA[13:0] according to the Command Truth Table. The MRW command period is defined by t<sub>MRW</sub>. Mode register Writes to read-only registers have no impact on the functionality of the device.




Figure 7 — Mode Register Write Timing

### 3.4.3 DFE Mode Register Write Update Timing

This Mode Register update timing parameter applies for MR112 (MA[7:0]=70H) thru MR248 (MA[7:0]=F8H) - Mode Registers for DFE including DFE Gain Bias, DFE Tap-1, DFE Tap-2, DFE Tap-3, DFE Tap-4 mode registers




Figure 8 — DFE Update Setting

### 3.4.4 Mode Register Truth Tables and Timing Constraints

**Table 17 — Mode Register Read/Write AC timing**

Parameter	Symbol	Min/Max	Value	Unit	Note
Mode Register Read command period	tMRR	Min	max(14ns, 16nCK)	nCK	1
Mode Register Read Pattern to Mode Register Read Pattern Command spacing	tMRR_p	Min	8	nCK	
Mode Register Write command period	tMRW	Min	max(5ns, 8nCK)	nCK	1
Mode Register Set command delay	tMRD	Min	max(14ns, 16nCK)	nCK	
DFE Mode Register Write Update Delay Time	tDFE	Min	80	ns	2

Note(s):

1 - MRR and MRW commands are not allowed with pages open.

2 - This parameter applies only to MRW's to DFE registers and is defined as the settling time before a new DFE setting is active.

**Table 18 — Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)**

Current State	Command	Intermediate State	Next State
SDRAM		SDRAM	SDRAM
All Banks Idle	MRR	Mode Register Reading (All Banks Idle)	All Banks Idle
	MRW	Mode Register Writing (All Banks Idle)	All Banks Idle

**Table 19 — MRR/MRW Timing Constraints: DQ ODT is Disable**

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Note
MRR	MRR	tMRR	-	2
	MRW	CL+BL/2+1	tCK	2
	MPC	CL+BL/2+1	tCK	2
	VrefCA	CL+BL/2+1	tCK	2
	Any other valid command	tMRD	-	1,2
MRW	MRW	tMRW	-	
	Any other valid command	tMRD	-	
			-	
PRE	MRR	tRP	-	
	MRW	tRP	-	
REF	MRR	tRFC	-	
	MRW	tRFC	-	

Note(s):

1. All data should be completed before entry into self refresh or power down.
2. MRR can refer to both Target ODT MRR and Non-Target ODT MRR

**Table 20 — MRR/MRW Timing Constraints: DQ ODT is Enable**

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Note
MRR	MRR	Same as ODT Disable Case	-	
	MRW		-	
	MPC		-	
	VrefCA		-	
	Any other valid command		-	
			-	
MRW	MRW		-	
	Any other valid command		-	
			-	
			-	
PRE	MRR		-	
	MRW		-	
REF	MRR		-	
	MRW	-		

### 3.5 Mode Registers

With DDR5, the utilization and programming method shall change from the traditional addressing scheme found in DDR3 and DDR4, and shall move to the method used by LPDDR, where the Mode Register Addresses (MRA) and Payload placed in Op Codes (OP) are all packeted in the command bus encoding method. Please refer to the Command Truth Table 32 for Mode Register Read (MRR) and Mode Register Write (MRW) command protocol.

For DDR5, the SDRAM shall support up to 8 MRA's, each with a byte-wide payload. Allowing for up to 256 byte-wide registers.

#### 3.5.1 Mode Register Assignment and Definition in DDR5 SDRAM

Table 21 shows the mode registers for DDR5 SDRAM. Each bit in a register byte (MR#) is denoted as "R" if it can be read but not written, "W" if it can be written but reads shall always produce a ZERO for those specific bits, and "R/W" if it can be read and written. Additionally, a DRAM read-only bit combined with a Host write-only bit is denoted as a "SR/W" bit. This bit allows the DRAM to return a defined status during a read of that bit (SR = Status Read), independent of what the Host may have written to the bit.

A defined register byte (MR#), is any MR# that has at least one of the bits defined.

When the entire MR# is marked RFU, then it is considered undefined and all the bits from the DRAM shall be don't care for reads or writes. These undefined mode registers (completely empty bytes, not individual bits of an MR) may not be supported in the DRAM. When a defined register byte (MR#) contains an "RFU" bit, the host must write a ZERO for those specific bits and the DRAM does not guarantee any operation of those specific RFU bits. When the host issues an MRR to a defined register (MR#) that contains RFU bits in it, those specific bits shall always produce a ZERO.

For cases in which a mode register is specific to a particular device configuration (x16, x8, x4) and/or density (32Gb, 16Gb, 8Gb), the following rules shall be applied:

- When the DRAM is configured as a x4/x8, an entire MR# used only for a x16 shall be considered RFU. These bits are don't care for reads and writes, and they may be unsupported.
- When a bit field within a register is used by a different configuration or density than a given DRAM, the host may write/read programmed values to these fields, but DRAM operation will not be affected.

A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register

**Table 21 — Mode Register Assignment in DDR5 SDRAM**

MR#	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
0	RFU	CAS Latency (RL)				Burst Length		
1	PDA Select ID				PDA Enumerate ID			
2	Internal Write Timing	Reserved	Device 15 MPSM	CS Assertion Duration (MPC)	Max Power Saving Mode (MPSM)	2N Mode	Write Leveling Training	Read Preamble Training
3	Write Leveling Internal Cycle Alignment - Upper Byte				Write Leveling Internal Cycle Alignment - Lower Byte			
4	TUF	RFU		Refresh tRFC Mode	Refresh Interval Rate Indicator	Refresh Rate		
5	Pull-Down Output Driver Impedance		DM Enable	TDQS Enable	PODTM Support	Pull-up Output Driver Impedance		Data Output Disable
6	tRTP				Write Recovery Time			
7	RFU							
8	Write Postamble Settings	Read Postamble Settings	RFU	Write Preamble Settings		Read Preamble Settings		
9	TM	RFU				x4 writes	ECS write-back	
10	VrefDQ Calibration Value							
11	VrefCA Calibration Value							
12	VrefCS Calibration Value							

**Table 21 — Mode Register Assignment in DDR5 SDRAM**

13	RFU				tCCD_L / tDLLK			
14	ECS Mode	Reset ECS Counter	Row Mode/ Code Word Mode	RFU	CID3	CID2	CID1	CID0
15	RFU				Automatic ECS in self Refresh	ECS Error Threshold Count (ETC)		
16	Transparency - Row Address with Max Errors 1 - See MR for encoding details							
17	Transparency - Row Address with Max Errors 2 - See MR for encoding details							
18	Transparency - Row Address with Max Errors 3 - See MR for encoding details							
19	Transparency - Max Row Error Count - See MR for encoding details							
20	Transparency - Error Count (EC) - See MR for encoding details							
21	RFU							
22	RFU							
23	RFU					sPPR	hPPR	
24	PPR Guard Key							
25	RFU				Continuous Burst Mode	LFSR1 Pattern Option	LFSR0 Pattern Option	Read Training Pattern Format
26	Read Training Pattern Data0 / LFSR0 Seed							
27	Read Training Pattern Data1 / LFSR1 Seed							
28	Read Training Pattern Invert DQL7:0 (DQ7:0)							
29	Read Training Pattern Invert DQU7:0 (DQ15:8)							
30	LFSR Assignment DQL7/ DQU7	LFSR Assignment DQL6/ DQU6	LFSR Assignment DQL5/ DQU5	LFSR Assignment DQL4/ DQU4	LFSR Assignment DQL3/ DQU3	LFSR Assignment DQL2/ DQU2	LFSR Assignment DQL1/ DQU1	LFSR Assignment DQL0/ DQU0
31	Read Training Pattern Address							
32	RFU	CA_ODT Strap Value	CS ODT			CK ODT		
33	RFU		DQS_RTT_PARK			CA ODT		
34	RFU		RTT_WR			RTT_PARK		
35	RFU		RTT_NOM_RD			RTT_NOM_WR		
36	RFU					RTT_Loopback		
37	RFU		ODTLoFF_WR_offset			ODTLoN_WR_offset		
38	RFU		ODTLoFF_WR_NT_offset			ODTLoN_WR_NT_offset		
39	RFU		ODTLoFF_RD_NT_offset			ODTLoN_RD_NT_offset		
40	RFU					Read DQS offset timing		
41	RFU							
42	RFU				DCA Training Assist Mode		DCA Types Supported	
43	Sign Bit for OP[6:4]	DCA for IBCLK in 4-phase clocks			Sign Bit for OP[2:0]	DCA for single/two-phase clock(s) or QCLK in 4-phase clocks		
44	RFU				Sign Bit for QBCLK in 4-phase clocks	DCA for QBCLK in 4-phase clocks		
45	DQS Interval Timer Run Time							
46	DQS Oscillator Count - LSB							
47	DQS Oscillator Count - MSB							

**Table 21 — Mode Register Assignment in DDR5 SDRAM**

48	Write Pattern Mode							
49	RFU							
50	RFU	RFU	Write CRC auto-disable status	Write CRC auto-disable enable	Write CRC error status	Write CRC enable upper nibble	Write CRC enable lower nibble	Read CRC enable
51	RFU	Write CRC Auto-Disable Threshold - See MR for encoding details						
52	RFU	Write CRC Auto-Disable Window - See MR for encoding details						
53	Loopback Output Mode	Loopback Select Phase		Loopback Output Select				
54	hPPR Resource BG1 Bank 3	hPPR Resource BG1 Bank 2	hPPR Resource BG1 Bank 1	hPPR Resource BG1 Bank 0	hPPR Resource BG0 Bank 3	hPPR Resource BG0 Bank 2	hPPR Resource BG0 Bank 1	hPPR Resource BG0 Bank 0
55	hPPR Resource BG3 Bank 3	hPPR Resource BG3 Bank 2	hPPR Resource BG3 Bank 1	hPPR Resource BG3 Bank 0	hPPR Resource BG2 Bank 3	hPPR Resource BG2 Bank 2	hPPR Resource BG2 Bank 1	hPPR Resource BG2 Bank 0
56	hPPR Resource BG5 Bank 3	hPPR Resource BG5 Bank 2	hPPR Resource BG5 Bank 1	hPPR Resource BG5 Bank 0	hPPR Resource BG4 Bank 3	hPPR Resource BG4 Bank 2	hPPR Resource BG4 Bank 1	hPPR Resource BG4 Bank 0
57	hPPR Resource BG7 Bank 3	hPPR Resource BG7 Bank 2	hPPR Resource BG7 Bank 1	hPPR Resource BG7 Bank 0	hPPR Resource BG6 Bank 3	hPPR Resource BG6 Bank 2	hPPR Resource BG6 Bank 1	hPPR Resource BG6 Bank 0
58	RAAMMT[2:0]			RAAIMT[3:0]				RFM Required
59	RFM RAA Counter		RFU					
60	RFU							
61	RSVD			Package Output Driver Test Mode				
62	Vendor Specified							
63	DRAM Scratch Pad							
64-102	RFU							
103	DQSL_t IBCLK Sign	RFU	DQSL_t DCA for IBCLK		DQSL_t QCLK Sign	RFU	DQSL_t DCA for QCLK	
104	RFU				DQSL_t QBCLK Sign	RFU	DQSL_t DCA for QBCLK	
105	DQSL_c IBCLK Sign	RFU	DQSL_c DCA for IBCLK		DQSL_c QCLK Sign	RFU	DQSL_c DCA for QCLK	
106	RFU				DQSL_c QBCLK Sign	RFU	DQSL_c DCA for QBCLK	
107	DQSU_t IBCLK Sign	RFU	DQSU_t DCA for IBCLK		DQSU_t QCLK Sign	RFU	DQSU_t DCA for QCLK	
108	RFU				DQSU_t QBCLK Sign	RFU	DQSU_t DCA for QBCLK	
109	DQSU_c IBCLK Sign	RFU	DQSU_c DCA for IBCLK		DQSU_c QCLK Sign	RFU	DQSU_c DCA for QCLK	
110	RFU				DQSU_c QBCLK Sign	RFU	DQSU_c DCA for QBCLK	
111	RFU			Global DFE Tap-4 Enable	Global DFE Tap-3 Enable	Global DFE Tap-2 Enable	Global DFE Tap-1 Enable	Global DFE gain Enable
112	RFU				DML DFE Gain Bias - See MR for encoding details			
113	DML DFE Tap-1 Bias - See MR for encoding details							
114	DML DFE Tap-2 Bias - See MR for encoding details							
115	DML DFE Tap-3 Bias - See MR for encoding details							
116	DML DFE Tap-4 Bias - See MR for encoding details							
117	RFU							
118	DML VREFDQ sign	DML VREFDQ Offset			RFU			
119	RFU							

**Table 21 — Mode Register Assignment in DDR5 SDRAM**

120	RFU			DMU DFE Gain Bias - See MR for encoding details			
121	DMU DFE Tap-1 Bias - See MR for encoding details						
122	DMU DFE Tap-2 Bias - See MR for encoding details						
123	DMU DFE Tap-3 Bias - See MR for encoding details						
124	DMU DFE Tap-4 Bias - See MR for encoding details						
125	RFU						
126	DMU VREFDQ sign	DMU VREFDQ Offset			RFU		
127	RFU						
128	RFU			DQL0 DFE Gain Bias - See MR for encoding details			
129	DQL0 DFE Tap-1 Bias - See MR for encoding details						
130	DQL0 DFE Tap-2 Bias - See MR for encoding details						
131	DQL0 DFE Tap-3 Bias - See MR for encoding details						
132	DQL0 DFE Tap-4 Bias - See MR for encoding details						
133	DQL0 IBCLK Sign	RFU	DQL0 DCA for IBCLK	DQL0 QCLK Sign	RFU	DQL0 DCA for QCLK	
134	DQL0 VREFDQ Sign	DQL0 VREFDQ Offset			DQL0 QBCLK Sign	RFU	DQL0 DCA for QBCLK
135	RFU						
136	RFU			DQL1 DFE Gain Bias - See MR for encoding details			
137	DQL1 DFE Tap-1 Bias - See MR for encoding details						
138	DQL1 DFE Tap-2 Bias - See MR for encoding details						
139	DQL1 DFE Tap-3 Bias - See MR for encoding details						
140	DQL1 DFE Tap-4 Bias - See MR for encoding details						
141	DQL1 IBCLK Sign	RFU	DQL1 DCA for IBCLK	DQL1 QCLK Sign	RFU	DQL1 DCA for QCLK	
142	DQL1 VREFDQ Sign	DQL1 VREFDQ Offset			DQL1 QBCLK Sign	RFU	DQL1 DCA for QBCLK
143	RFU						
144	RFU			DQL2 DFE Gain Bias - See MR for encoding details			
145	DQL2 DFE Tap-1 Bias - See MR for encoding details						
146	DQL2 DFE Tap-2 Bias - See MR for encoding details						
147	DQL2 DFE Tap-3 Bias - See MR for encoding details						
148	DQL2 DFE Tap-4 Bias - See MR for encoding details						
149	DQL2 IBCLK Sign	RFU	DQL2 DCA for IBCLK	DQL2 QCLK Sign	RFU	DQL2 DCA for QCLK	
150	DQL2 VREFDQ Sign	DQL2 VREFDQ Offset			DQL2 QBCLK Sign	RFU	DQL2 DCA for QBCLK
155	RFU						
152	RFU			DQL3 DFE Gain Bias - See MR for encoding details			
153	DQL3 DFE Tap-1 Bias - See MR for encoding details						
154	DQL3 DFE Tap-2 Bias - See MR for encoding details						
155	DQL3 DFE Tap-3 Bias - See MR for encoding details						
156	DQL3 DFE Tap-4 Bias - See MR for encoding details						
157	DQL3 IBCLK Sign	RFU	DQL3 DCA for IBCLK	DQL3 QCLK Sign	RFU	DQL3 DCA for QCLK	
158	DQL3 VREFDQ Sign	DQL3 VREFDQ Offset			DQL3 QBCLK Sign	RFU	DQL3 DCA for QBCLK
159	RFU						
160	RFU			DQL4 DFE Gain Bias - See MR for encoding details			
161	DQL4 DFE Tap-1 Bias - See MR for encoding details						
162	DQL4 DFE Tap-2 Bias - See MR for encoding details						

**Table 21 — Mode Register Assignment in DDR5 SDRAM**

163	DQL4 DFE Tap-3 Bias - See MR for encoding details					
164	DQL4 DFE Tap-4 Bias - See MR for encoding details					
165	DQL4 IBCLK Sign	RFU	DQL4 DCA for IBCLK	DQL4 QCLK Sign	RFU	DQL4 DCA for QCLK
166	DQL4 VREFDQ Sign	DQL4 VREFDQ Offset		DQL4 QBCLK Sign	RFU	DQL4 DCA for QBCLK
167	RFU					
168	RFU			DQL5 DFE Gain Bias - See MR for encoding details		
169	DQL5 DFE Tap-1 Bias - See MR for encoding details					
170	DQL5 DFE Tap-2 Bias - See MR for encoding details					
171	DQL5 DFE Tap-3 Bias - See MR for encoding details					
172	DQL5 DFE Tap-4 Bias - See MR for encoding details					
173	DQL5 IBCLK Sign	RFU	DQL5 DCA for IBCLK	DQL5 QCLK Sign	RFU	DQL5 DCA for QCLK
174	DQL5 VREFDQ Sign	DQL5 VREFDQ Offset		DQL5 QBCLK Sign	RFU	DQL5 DCA for QBCLK
175	RFU					
176	RFU			DQL6 DFE Gain Bias - See MR for encoding details		
177	DQL6 DFE Tap-1 Bias - See MR for encoding details					
178	DQL6 DFE Tap-2 Bias - See MR for encoding details					
179	DQL6 DFE Tap-3 Bias - See MR for encoding details					
180	DQL6 DFE Tap-4 Bias - See MR for encoding details					
181	DQL6 IBCLK Sign	RFU	DQL6 DCA for IBCLK	DQL6 QCLK Sign	RFU	DQL6 DCA for QCLK
182	DQL6 VREFDQ Sign	DQL6 VREFDQ Offset		DQL6 QBCLK Sign	RFU	DQL6 DCA for QBCLK
183	RFU					
184	RFU			DQL7 DFE Gain Bias - See MR for encoding details		
185	DQL7 DFE Tap-1 Bias - See MR for encoding details					
186	DQL7 DFE Tap-2 Bias - See MR for encoding details					
187	DQL7 DFE Tap-3 Bias - See MR for encoding details					
188	DQL7 DFE Tap-4 Bias - See MR for encoding details					
189	DQL7 IBCLK Sign	RFU	DQL6 DCA for IBCLK	DQL7 QCLK Sign	RFU	DQL7 DCA for QCLK
190	DQL7 VREFDQ Sign	DQL7 VREFDQ Offset		DQL7 QBCLK Sign	RFU	DQL7 DCA for QBCLK
191	RFU					
192	RFU			DQU0 DFE Gain Bias - See MR for encoding details		
193	DQU0 DFE Tap-1 Bias - See MR for encoding details					
194	DQU0 DFE Tap-2 Bias - See MR for encoding details					
195	DQU0 DFE Tap-3 Bias - See MR for encoding details					
196	DQU0 DFE Tap-4 Bias - See MR for encoding details					
197	DQU0 IBCLK Sign	RFU	DQU0 DCA for IBCLK	DQU0 QCLK Sign	RFU	DQU0 DCA for QCLK
198	DQU0 VREFDQ Sign	DQU0 VREFDQ Offset		DQU0 QBCLK Sign	RFU	DQU0 DCA for QBCLK
199	RFU					
200	RFU			DQU1 DFE Gain Bias - See MR for encoding details		
201	DQU1 DFE Tap-1 Bias - See MR for encoding details					
202	DQU1 DFE Tap-2 Bias - See MR for encoding details					
203	DQU1 DFE Tap-3 Bias - See MR for encoding details					
204	DQU1 DFE Tap-4 Bias - See MR for encoding details					
205	DQU1 IBCLK Sign	RFU	DQU1 DCA for IBCLK	DQU1 QCLK Sign	RFU	DQU1 DCA for QCLK

**Table 21 — Mode Register Assignment in DDR5 SDRAM**

206	DQU1 VREFDQ Sign		DQU1 VREFDQ Offset	DQU1 QBCLK Sign	RFU	DQU1 DCA for QBCLK
207	RFU					
208	RFU			DQU2 DFE Gain Bias - See MR for encoding details		
209	DQU2 DFE Tap-1 Bias - See MR for encoding details					
210	DQU2 DFE Tap-2 Bias - See MR for encoding details					
211	DQU2 DFE Tap-3 Bias - See MR for encoding details					
212	DQU2 DFE Tap-4 Bias - See MR for encoding details					
213	DQU2 IBCLK Sign	RFU	DQU2 DCA for IBCLK	DQU2 QCLK Sign	RFU	DQU2 DCA for QCLK
214	DQU2 VREFDQ Sign		DQU2 VREFDQ Offset	DQU2 QBCLK Sign	RFU	DQU2 DCA for QBCLK
215	RFU					
216	RFU			DQU3 DFE Gain Bias - See MR for encoding details		
217	DQU3 DFE Tap-1 Bias - See MR for encoding details					
218	DQU3 DFE Tap-2 Bias - See MR for encoding details					
219	DQU3 DFE Tap-3 Bias - See MR for encoding details					
220	DQU3 DFE Tap-4 Bias - See MR for encoding details					
221	DQU3 IBCLK Sign	RFU	DQU3 DCA for IBCLK	DQU3 QCLK Sign	RFU	DQU3 DCA for QCLK
222	DQU3 VREFDQ Sign		DQU3 VREFDQ Offset	DQU3 QBCLK Sign	RFU	DQU3 DCA for QBCLK
223	RFU					
224	RFU			DQU4 DFE Gain Bias - See MR for encoding details		
225	DQU4 DFE Tap-1 Bias - See MR for encoding details					
226	DQU4 DFE Tap-2 Bias - See MR for encoding details					
227	DQU4 DFE Tap-3 Bias - See MR for encoding details					
228	DQU4 DFE Tap-4 Bias - See MR for encoding details					
229	DQU4 IBCLK Sign	RFU	DQU4 DCA for IBCLK	DQU4 QCLK Sign	RFU	DQU4 DCA for QCLK
230	DQU4 VREFDQ Sign		DQU4 VREFDQ Offset	DQU4 QBCLK Sign	RFU	DQU4 DCA for QBCLK
231	RFU					
232	RFU			DQU5 DFE Gain Bias - See MR for encoding details		
233	DQU5 DFE Tap-1 Bias - See MR for encoding details					
234	DQU5 DFE Tap-2 Bias - See MR for encoding details					
235	DQU5 DFE Tap-3 Bias - See MR for encoding details					
236	DQU5 DFE Tap-4 Bias - See MR for encoding details					
237	DQU5 IBCLK Sign	RFU	DQU5 DCA for IBCLK	DQU5 QCLK Sign	RFU	DQU5 DCA for QCLK
238	DQU5 VREFDQ Sign		DQU5 VREFDQ Offset	DQU5 QBCLK Sign	RFU	DQU5 DCA for QBCLK
239	RFU					
240	RFU			DQU6 DFE Gain Bias - See MR for encoding details		
241	DQU6 DFE Tap-1 Bias - See MR for encoding details					
242	DQU6 DFE Tap-2 Bias - See MR for encoding details					
243	DQU6 DFE Tap-3 Bias - See MR for encoding details					
244	DQU6 DFE Tap-4 Bias - See MR for encoding details					
245	DQU6 IBCLK Sign	RFU	DQU6 DCA for IBCLK	DQU6 QCLK Sign	RFU	DQU6 DCA for QCLK
246	DQU6 VREFDQ Sign		DQU6 VREFDQ Offset	DQU6 QBCLK Sign	RFU	DQU6 DCA for QBCLK
247	RFU					

**Table 21 — Mode Register Assignment in DDR5 SDRAM**

<b>248</b>	RFU		DQU7 DFE Gain Bias - See MR for encoding details			
<b>249</b>	DQU7 DFE Tap-1 Bias - See MR for encoding details					
<b>250</b>	DQU7 DFE Tap-2 Bias - See MR for encoding details					
<b>251</b>	DQU7 DFE Tap-3 Bias - See MR for encoding details					
<b>252</b>	DQU7 DFE Tap-4 Bias - See MR for encoding details					
<b>253</b>	DQU7 IBCLK Sign	RFU	DQU7 DCA for IBCLK	DQU7 QCLK Sign	RFU	DQU7 DCA for QCLK
<b>254</b>	DQU7 VREFDQ Sign	DQU7 VREFDQ Offset		DQU7 QBCLK Sign	RFU	DQU7 DCA for QBCLK
<b>255</b>	RFU					

### 3.5.2 MR0 (MA[7:0]=00<sub>H</sub>) Burst Length and CAS Latency

#### MR0 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	CAS Latency (RL)				Burst Length		

Function	Register Type	Operand	Data	Notes
Burst Length	R/W	OP[1:0]	00 <sub>B</sub> : BL16 01 <sub>B</sub> : BC8 OTF 10 <sub>B</sub> : BL32 (Optional) 11 <sub>B</sub> : BL32 OTF (Optional)	
CAS Latency (RL)	R/W	OP[6:2]	0000 <sub>B</sub> : 22 00001 <sub>B</sub> : 24 00010 <sub>B</sub> : 26 00011 <sub>B</sub> : 28 ... 10011 <sub>B</sub> : 60 10100 <sub>B</sub> : 62 10101 <sub>B</sub> : 64 10110 <sub>B</sub> : 66 All other encodings reserved.	1, 2
RFU	RFU	OP[7]	RFU	

#### Notes

1 - Range covers both Monolithic DDR5 and 3DS-DDR5 devices up to 6400

2 - WL=RL-2, also known as CWL=CL-2

### 3.5.3 MR1 (MA [7:0] = 01<sub>H</sub>) - PDA Mode Details

#### MR1 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
PDA Select ID				PDA Enumerate ID			

Function	Register Type	Operand	Data	Notes
PDA Enumerate ID	R	OP[3:0]	<p>This is a Read Only MR field, which is only programmed through an MPC command with the PDA Enumerate ID opcode.</p> <p>xxxx<sub>B</sub> Encoding is set with MPC command with the PDA Enumerate ID opcode. This can only be set when PDA Enumerate Programming Mode is enabled and the associated DRAM's DQ0 is asserted LOW. The PDA Enumerate ID opcode includes 4 bits for this encoding.</p> <p>Default setting is 1111<sub>B</sub></p>	
PDA Select ID	R	OP[7:4]	<p>This is a Read Only MR field, which is only programmed through an MPC command with the PDA Select ID opcode.</p> <p>xxxx<sub>B</sub> Encoding is set with MPC command with the PDA Select ID opcode. The PDA Select ID opcode includes 4 bits for this encoding.</p> <p>1111<sub>B</sub> = all DRAMs execute MRW, MPC, and VrefCA commands            For all other encodings, DRAMs execute MRW, MPC, and VrefCA commands only if PDA Select ID[3:0] = PDA Enumerate ID[3:0], with some exceptions for specific MPC commands that execute regardless of PDA Select ID.</p> <p>Default setting is 1111<sub>B</sub></p>	

Note(s):

### 3.5.4 MR2 (MA [7:0] = 02<sub>H</sub>) - Functional Modes

#### MR2 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Internal Write Timing	Reserved	Device 15 MPSM	CS Assertion Duration (MPC)	Max Power Saving Mode (MPSM)	2N Mode	Write Leveling Training	Read Preamble Training

Function	Register Type	Operand	Data	Notes
Read Preamble Training	R/W	OP[0]	0B: Normal Mode (Default) 1B: Read Preamble Training	
Write Leveling	R/W	OP[1]	0B: Normal Mode (Default) 1B: Write Leveling	1,2,3
2N Mode	R	OP[2]	0B: 2N Mode (Default) 1B: 1N Mode	4
Max Power Saving Mode	R/W	OP[3]	0B: Disable (Default) 1B: Enable	
CS Assertion Duration (MPC)	R/W	OP[4]	0B: Only Multiple cycles of CS assertion supported for MPC, VrefCA and VrefCS commands (Default) 1B: Only a single cycle of CS assertion supported for MPC, VrefCA and VrefCS commands	
Device 15 Maximum Power Savings Mode	R/W	OP[5]	0B: Disable (Default) 1B: Enable	
Reserved	Reserved	OP[6]	Reserved	
Internal Write Timing	R/W	OP[7]	0B: Disable 1B: Enable	5

Note(s):

1. To enter WL Training Mode the MR field must be programmed to 1. WL Training Mode is used when Internal Write Timing = 0 (External WL Training) and when Internal Write Timing = 1 (Internal WL Training).
2. To exit WL Training Mode the MR field must be programmed to 0.
3. MRR's are not supported during Write Leveling.
4. This mode register is programmed via an explicit MPC command only.
5. This is set during WL Training, after the host DQS has been aligned to the ideal External WL timings. The Internal Write Timing is enabled and the WL Internal Timing Alignment is set to ensure the internal Write Enable aligns within tDQS2CK of the external WL Trained location. When Internal Write Timing is Disabled, the WL Internal Cycle Alignment setting does not change the behavior of the write timings

### 3.5.5 MR3 (MA[7:0]=03<sub>H</sub>) - DQS Training

#### MR3 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Write Leveling Internal Cycle Alignment - Upper Byte				Write Leveling Internal Cycle Alignment - Lower Byte			

Function	Register Type	Operand	Data	Notes
Write Leveling Internal Cycle Alignment - Lower Byte	R/W	OP[3:0]	0000 <sub>B</sub> : 0 tCK (Default) 0001 <sub>B</sub> : -1 tCK 0010 <sub>B</sub> : -2 tCK 0011 <sub>B</sub> : -3 tCK 0100 <sub>B</sub> : -4 tCK 0101 <sub>B</sub> : -5 tCK 0110 <sub>B</sub> : -6 tCK (Optional OPcode: 0111 <sub>B</sub> through 1111 <sub>B</sub> ) 0111 <sub>B</sub> : -7 tCK 1000 <sub>B</sub> : -8 tCK ... 1110 <sub>B</sub> : -14 tCK 1111 <sub>B</sub> : -15 tCK	1,2,3,5
Write Leveling Internal Cycle Alignment - Upper Byte	R/W	OP[7:4]	0000 <sub>B</sub> : 0 tCK (Default) 0001 <sub>B</sub> : -1 tCK 0010 <sub>B</sub> : -2 tCK 0011 <sub>B</sub> : -3 tCK 0100 <sub>B</sub> : -4 tCK 0101 <sub>B</sub> : -5 tCK 0110 <sub>B</sub> : -6 tCK (Optional OPcode: 0111 <sub>B</sub> through 1111 <sub>B</sub> ) 0111 <sub>B</sub> : -7 tCK 1000 <sub>B</sub> : -8 tCK ... 1110 <sub>B</sub> : -14 tCK 1111 <sub>B</sub> : -15 tCK	1,2,4,5

Note(s):

1. This is set during WL Training, after the host DQS has been aligned to the ideal External WL timings. The Internal Write Timing is enabled and the WL Internal Timing Alignment is set to ensure the internal Write Enable aligns within  $t_{DQS2CK}$  of the external WL Trained location. When Internal Write Timing is Disabled, the WL Internal Cycle Alignment setting does not change the behavior of the write timings.
2. The DRAM implementation may optionally have the same behavior when the Internal Write Timing is enabled vs disabled. This would mean that the CK and DQS timing paths remain matched internally. The WL Internal Cycle Alignment setting must still support pulling the Internal WL Pulse earlier so that the same WL Training Flow will produce the correct result.
3. Lower Byte WL Internal Cycle Alignment is intended for x4, x8, and x16 configurations.
4. Upper Byte WL Internal Cycle Alignment is intended for x16 configuration only. Although training of the Lower and Upper Bytes is independent, it is recommended to set the WICA values to the same offset. Refer to the section 4.21.4. for the future information.
5. Optional OPcode may be needed for certain speed bins.

### 3.5.6 MR4 (MA[7:0]=04<sub>H</sub>) - Refresh Settings

#### MR4 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
TUF	RFU		Refresh tRFC Mode	Refresh Interval Rate Indicator	Refresh Rate		

Function	Register Type	Operand	Data	Notes
Refresh Rate	R	OP[2:0]	000 <sub>B</sub> : RFU 001 <sub>B</sub> : tREFI x1 (1x Refresh Rate), <80°C nominal 010 <sub>B</sub> : tREFI x1 (1x Refresh Rate), 80-85°C nominal 011 <sub>B</sub> : tREFI /2 (2x Refresh Rate), 85-90°C nominal 100 <sub>B</sub> : tREFI /2 (2x Refresh Rate), 90-95°C nominal 101 <sub>B</sub> : tREFI /2 (2x Refresh Rate), >95°C nominal 110 <sub>B</sub> : RFU 111 <sub>B</sub> : RFU	1,2,3,4,5,6,7
Refresh Interval Rate Indicator	SR/W	OP[3]	DRAM Status Read (SR): 0 <sub>B</sub> : Not implemented (Default) 1 <sub>B</sub> : Implemented  Host Write (W): 0 <sub>B</sub> : Disabled (Default) 1 <sub>B</sub> : Enabled	
Refresh tRFC Mode	R/W	OP[4]	0 <sub>B</sub> : Normal Refresh Mode (tRFC1) 1 <sub>B</sub> : Fine Granularity Refresh Mode (tRFC2)	
RFU	RFU	OP[6:5]	RFU	
TUF (Temperature Update Flag)	R	OP[7]	0 <sub>B</sub> : No change in OP[2:0] since last MR4 read (default) 1 <sub>B</sub> : Change in OP[2:0] since last MR4 read	

Note(s):

1. The refresh rate for each OP[2:0] setting applies to tREFI1 and tREFI2. Each OP[2:0] setting specifies a nominal temperature range. The five ranges defined by OP[2:0] are determined by four temperature thresholds.
2. The four temperature thresholds are nominally at 80°C, 85°C, 90°C and 95°C. The 85°C and 95°C thresholds have a specified minimum temperature value, but the maximum temperature value is not specified.
3. DRAM vendors must report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.
4. The 2x Refresh Rate must be provided by the system before the DRAM T<sub>j</sub> has gone up by more than 2°C (Temperature Margin) since the first report out of OP[2:0]=011B. This condition is reset when OP[2:0] is equal to 010B.
5. The device may not operate properly when OP[2:0]=101B, if the DRAM T<sub>j</sub> has gone up by more than 2°C (Temperature Margin) since the first report out of OP[2:0]=101B. This condition is reset when OP[2:0] is equal to 100B. OP[2:0]=101B must be a temporary condition of the DRAM, to be addressed by immediately reducing the T<sub>j</sub> of the DRAM by throttling its power, and/or the power of nearby devices.
6. OP[7] = 0 at power-up. OP[2:0] bits are valid after initialization sequence (T<sub>e</sub>).
7. See the section on "Temperature Sensor" for information on the recommended frequency of reading MR4

### 3.5.7 MR5 (MA[7:0]=05<sub>H</sub>) - IO Settings

#### MR5 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Pull-Down Output Driver Impedance		DM Enable	TDQS Enable	PODTM Support	Pull-up Output Driver Impedance		Data Output Disable

Function	Register Type	Operand	Data	Notes
Data Output Disable	W	OP[0]	0 <sub>B</sub> : Normal Operation (Default) 1 <sub>B</sub> : Outputs Disabled	
Pull-up Output Driver Impedance	R/W	OP[2:1]	00 <sub>B</sub> : RZQ/7 (34) 01 <sub>B</sub> : RZQ/6 (40) 10 <sub>B</sub> : RZQ/5 (48) 11 <sub>B</sub> : RFU	
Package Output Driver Test Mode Supported	R	OP[3]	0 <sub>B</sub> : Function Not Supported 1 <sub>B</sub> : Function Supported	
TDQS Enable	R/W	OP[4]	0 <sub>B</sub> : Disable (Default) 1 <sub>B</sub> : Enable	
DM Enable	R/W	OP[5]	0 <sub>B</sub> : Disable (Default) 1 <sub>B</sub> : Enable	
Pull-Down Output Driver Impedance	R/W	OP[7:6]	00 <sub>B</sub> : RZQ/7 (34) 01 <sub>B</sub> : RZQ/6 (40) 10 <sub>B</sub> : RZQ/5 (48) 11 <sub>B</sub> : RFU	

NOTE:

### 3.5.8 MR6 (MA[7:0]=06<sub>H</sub>) - Write Recovery Time & tRTP

#### MR6 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
tRTP				Write Recovery Time			

Function	Register Type	Operand	Data	Notes
Write Recovery Time	R/W	OP[3:0]	0000 <sub>B</sub> : 48nCK 0001 <sub>B</sub> : 54nCK 0010 <sub>B</sub> : 60nCK 0011 <sub>B</sub> : 66nCK 0100 <sub>B</sub> : 72nCK 0101 <sub>B</sub> : 78nCK 0110 <sub>B</sub> : 84nCK 0111 <sub>B</sub> : 90nCK 1000 <sub>B</sub> : 96nCK 1001 <sub>B</sub> : RFU 1010 <sub>B</sub> : RFU 1011 <sub>B</sub> : RFU All other encodings reserved	1
tRTP	R/W	OP[7:4]	0000 <sub>B</sub> : 12nCK 0001 <sub>B</sub> : 14nCK 0010 <sub>B</sub> : 15nCK 0011 <sub>B</sub> : 17nCK 0100 <sub>B</sub> : 18nCK 0101 <sub>B</sub> : 20nCK 0110 <sub>B</sub> : 21nCK 0111 <sub>B</sub> : 23nCK 1000 <sub>B</sub> : 24nCK All other encodings reserved	2

Notes:

1. tWR is currently defined as 30ns across all bins, this table will convert that value into nCK configuration options
2. tRTP is currently defined as 7.5ns across all bins, this table will convert that value into nCK configuration options
3. Defined tWR/tRTP is not supported with data rates of 2000-2100Mbps

### 3.5.9 MR7 (MA[7:0]=07<sub>H</sub>)

#### MR7 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]

Function	Register Type	Operand	Data	Notes

### 3.5.10 MR8 (MA[7:0]=08<sub>H</sub>) - Preamble / Postamble

#### MR8 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Write Postamble Settings	Read Postamble Settings	RFU	Write Preamble Settings		Read Preamble Settings		

Function	Register Type	Operand	Data	Notes
Read Preamble Settings	R/W	OP[2:0]	00 <sub>B</sub> : 1 tCK - 10 Pattern 001 <sub>B</sub> : 2 tCK - 0010 Pattern 010 <sub>B</sub> : 2 tCK - 1110 Pattern (DDR4 Style) 011 <sub>B</sub> : 3 tCK - 000010 Pattern 100 <sub>B</sub> : 4 tCK - 00001010 Pattern 101 <sub>B</sub> : Reserved 110 <sub>B</sub> : Reserved 111 <sub>B</sub> : Reserved	1
Write Preamble Settings	R/W	OP[4:3]	00 <sub>B</sub> : Reserved 01 <sub>B</sub> : 2 tCK - 0010 Pattern 10 <sub>B</sub> : 3 tCK - 000010 Pattern 11 <sub>B</sub> : 4 tCK - 00001010 Pattern	
RFU	RFU	OP[5]	RFU	
Read Postamble Settings	R/W	OP[6]	0 <sub>B</sub> : 0.5 tCK - 0 Pattern 1 <sub>B</sub> : 1.5 tCK - 010 Pattern	
Write Postamble Settings	R/W	OP[7]	0 <sub>B</sub> : 0.5 tCK - 0 Pattern 1 <sub>B</sub> : 1.5 tCK - 000 Pattern	

Notes:

1 - Please refer to the Preamble Specification for details on the Read Preamble modes and patterns.

### 3.5.11 MR9 (MA[7:0]=09H) - Writeback Suppression

#### MR9 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
TM	RFU					x4 Write	ECS Write-back

Function	Register Type	Operand	Data	Notes
ECS Writeback	R/W	OP[0]	0B: Do not suppress writeback of Data and ECC Check Bits (Default) 1B: Suppress writeback of Data and ECC Check Bits (Optional)	
x4 Writes	R/W	OP[1]	0B: Do not suppress writeback of Data during RMW (Default) 1B: Suppress writeback of Data during RMW (Optional)	
RFU	RFU	OP[6:2]	RFU	
TM	W	OP[7]	0B: Normal (Default) 1B: Test Mode	

Note(s):

### 3.5.12 MR10 (MA[7:0]=0A<sub>H</sub>) - VrefDQ Calibration Value

#### MR10 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
VrefDQ Calibration Value							

Function	Register Type	Operand	Data	Notes
VrefDQ Cal Value	R/W	OP[7:0]	0000:0000 <sub>B</sub> : --Thru-- 1111:1111 <sub>B</sub> : See Table Below	

Figure 9 — VrefDQ Setting Range

Function	Operand						Notes
VrefDQ Cal Value for MR10	OP	0000 0000 <sub>B</sub> : 97.5%	0001 1011 <sub>B</sub> : 84.0%	0011 0110 <sub>B</sub> : 70.5%	0101 0001 <sub>B</sub> : 57.0%	0110 1100 <sub>B</sub> : 43.5%	
		0000 0001 <sub>B</sub> : 97.0%	0001 1100 <sub>B</sub> : 83.5%	0011 0111 <sub>B</sub> : 70.0%	0101 0010 <sub>B</sub> : 56.5%	0110 1101 <sub>B</sub> : 43.0%	
		0000 0010 <sub>B</sub> : 96.5%	0001 1101 <sub>B</sub> : 83.0%	0011 1000 <sub>B</sub> : 69.5%	0101 0011 <sub>B</sub> : 56.0%	0110 1110 <sub>B</sub> : 42.5%	
		0000 0011 <sub>B</sub> : 96.0%	0001 1110 <sub>B</sub> : 82.5%	0011 1001 <sub>B</sub> : 69.0%	0101 0100 <sub>B</sub> : 55.5%	0110 1111 <sub>B</sub> : 42.0%	
		0000 0100 <sub>B</sub> : 95.5%	0001 1111 <sub>B</sub> : 82.0%	0011 1010 <sub>B</sub> : 68.5%	0101 0101 <sub>B</sub> : 55.0%	0111 0000 <sub>B</sub> : 41.5%	
		0000 0101 <sub>B</sub> : 95.0%	0010 0000 <sub>B</sub> : 81.5%	0011 1011 <sub>B</sub> : 68.0%	0101 0110 <sub>B</sub> : 54.5%	0111 0001 <sub>B</sub> : 41.0%	
		0000 0110 <sub>B</sub> : 94.5%	0010 0001 <sub>B</sub> : 81.0%	0011 1100 <sub>B</sub> : 67.5%	0101 0111 <sub>B</sub> : 54.0%	0111 0010 <sub>B</sub> : 40.5%	
		0000 0111 <sub>B</sub> : 94.0%	0010 0010 <sub>B</sub> : 80.5%	0011 1101 <sub>B</sub> : 67.0%	0101 1000 <sub>B</sub> : 53.5%	0111 0011 <sub>B</sub> : 40.0%	
		0000 1000 <sub>B</sub> : 93.5%	0010 0011 <sub>B</sub> : 80.0%	0011 1110 <sub>B</sub> : 66.5%	0101 1001 <sub>B</sub> : 53.0%	0111 0100 <sub>B</sub> : 39.5%	
		0000 1001 <sub>B</sub> : 93.0%	0010 0100 <sub>B</sub> : 79.5%	0011 1111 <sub>B</sub> : 66.0%	0101 1010 <sub>B</sub> : 52.5%	0111 0101 <sub>B</sub> : 39.0%	
		0000 1010 <sub>B</sub> : 92.5%	0010 0101 <sub>B</sub> : 79.0%	0100 0000 <sub>B</sub> : 65.5%	0101 1011 <sub>B</sub> : 52.0%	0111 0110 <sub>B</sub> : 38.5%	
		0000 1011 <sub>B</sub> : 92.0%	0010 0110 <sub>B</sub> : 78.5%	0100 0001 <sub>B</sub> : 65.0%	0101 1100 <sub>B</sub> : 51.5%	0111 0111 <sub>B</sub> : 38.0%	
		0000 1100 <sub>B</sub> : 91.5%	0010 0111 <sub>B</sub> : 78.0%	0100 0010 <sub>B</sub> : 64.5%	0101 1101 <sub>B</sub> : 51.0%	0111 1000 <sub>B</sub> : 37.5%	
		0000 1101 <sub>B</sub> : 91.0%	0010 1000 <sub>B</sub> : 77.5%	0100 0011 <sub>B</sub> : 64.0%	0101 1110 <sub>B</sub> : 50.5%	0111 1001 <sub>B</sub> : 37.0%	
		0000 1110 <sub>B</sub> : 90.5%	0010 1001 <sub>B</sub> : 77.0%	0100 0100 <sub>B</sub> : 63.5%	0101 1111 <sub>B</sub> : 50.0%	0111 1010 <sub>B</sub> : 36.5%	
		0000 1111 <sub>B</sub> : 90.0%	0010 1010 <sub>B</sub> : 76.5%	0100 0101 <sub>B</sub> : 63.0%	0110 0000 <sub>B</sub> : 49.5%	0111 1011 <sub>B</sub> : 36.0%	
		0001 0000 <sub>B</sub> : 89.5%	0010 1011 <sub>B</sub> : 76.0%	0100 0110 <sub>B</sub> : 62.5%	0110 0001 <sub>B</sub> : 49.0%	0111 1100 <sub>B</sub> : 35.5%	
		0001 0001 <sub>B</sub> : 89.0%	0010 1100 <sub>B</sub> : 75.5%	0100 0111 <sub>B</sub> : 62.0%	0110 0010 <sub>B</sub> : 48.5%	0111 1101 <sub>B</sub> : 35.0%	
		0001 0010 <sub>B</sub> : 88.5%	0010 1101 <sub>B</sub> : 75.0%	0100 1000 <sub>B</sub> : 61.5%	0110 0011 <sub>B</sub> : 48.0%	All Others: Reserved	
		0001 0011 <sub>B</sub> : 88.0%	0010 1110 <sub>B</sub> : 74.5%	0100 1001 <sub>B</sub> : 61.0%	0110 0100 <sub>B</sub> : 47.5%		
		0001 0100 <sub>B</sub> : 87.5%	0010 1111 <sub>B</sub> : 74.0%	0100 1010 <sub>B</sub> : 60.5%	0110 0101 <sub>B</sub> : 47.0%		
		0001 0101 <sub>B</sub> : 87.0%	0011 0000 <sub>B</sub> : 73.5%	0100 1011 <sub>B</sub> : 60.0%	0110 0110 <sub>B</sub> : 46.5%		
		0001 0110 <sub>B</sub> : 86.5%	0011 0001 <sub>B</sub> : 73.0%	0100 1100 <sub>B</sub> : 59.5%	0110 0111 <sub>B</sub> : 46.0%		
		0001 0111 <sub>B</sub> : 86.0%	0011 0010 <sub>B</sub> : 72.5%	0100 1101 <sub>B</sub> : 59.0%	0110 1000 <sub>B</sub> : 45.5%		
		0001 1000 <sub>B</sub> : 85.5%	0011 0011 <sub>B</sub> : 72.0%	0100 1110 <sub>B</sub> : 58.5%	0110 1001 <sub>B</sub> : 45.0%		
		0001 1001 <sub>B</sub> : 85.0%	0011 0100 <sub>B</sub> : 71.5%	0100 1111 <sub>B</sub> : 58.0%	0110 1010 <sub>B</sub> : 44.5%		
		0001 1010 <sub>B</sub> : 84.5%	0011 0101 <sub>B</sub> : 71.0%	0101 0000 <sub>B</sub> : 57.5%	0110 1011 <sub>B</sub> : 44.0%		

### 3.5.13 MR11 (MA[7:0]=0B<sub>H</sub>) - Vref CA Calibration Value

#### MR11 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
VrefCA Calibration Value							

Function	Register Type	Operand	Data	Notes
VrefCA Cal Value	R	OP[6:0]	000:0000 <sub>B</sub> : --Thru-- 111:1111 <sub>B</sub> : See Table Below	1,2
	R	OP[7]	Valid	

1 - Since VREF CA Calibration setting has an explicit command (VrefCA COMMAND), it can only be programmed via that command and its mode register is therefore read only.

2 - Since the state of CA12 is used to differentiate the VrefCA vs VrefCS command, the MR11/12:OP[7] value is defined as valid.

**Table 22 — VrefCA Setting Range**

Function	Operand						Notes
VrefCA Cal Value for MR11	OP	000 0000 <sub>B</sub> : 97.5%	001 1011 <sub>B</sub> : 84.0%	011 0110 <sub>B</sub> : 70.5%	101 0001 <sub>B</sub> : 57.0%	110 1100 <sub>B</sub> : 43.5%	
		000 0001 <sub>B</sub> : 97.0%	001 1100 <sub>B</sub> : 83.5%	011 0111 <sub>B</sub> : 70.0%	101 0010 <sub>B</sub> : 56.5%	110 1101 <sub>B</sub> : 43.0%	
		000 0010 <sub>B</sub> : 96.5%	001 1101 <sub>B</sub> : 83.0%	011 1000 <sub>B</sub> : 69.5%	101 0011 <sub>B</sub> : 56.0%	110 1110 <sub>B</sub> : 42.5%	
		000 0011 <sub>B</sub> : 96.0%	001 1110 <sub>B</sub> : 82.5%	011 1001 <sub>B</sub> : 69.0%	101 0100 <sub>B</sub> : 55.5%	110 1111 <sub>B</sub> : 42.0%	
		000 0100 <sub>B</sub> : 95.5%	001 1111 <sub>B</sub> : 82.0%	011 1010 <sub>B</sub> : 68.5%	101 0101 <sub>B</sub> : 55.0%	111 0000 <sub>B</sub> : 41.5%	
		000 0101 <sub>B</sub> : 95.0%	010 0000 <sub>B</sub> : 81.5%	011 1011 <sub>B</sub> : 68.0%	101 0110 <sub>B</sub> : 54.5%	111 0001 <sub>B</sub> : 41.0%	
		000 0110 <sub>B</sub> : 94.5%	010 0001 <sub>B</sub> : 81.0%	011 1100 <sub>B</sub> : 67.5%	101 0111 <sub>B</sub> : 54.0%	111 0010 <sub>B</sub> : 40.5%	
		000 0111 <sub>B</sub> : 94.0%	010 0010 <sub>B</sub> : 80.5%	011 1101 <sub>B</sub> : 67.0%	101 1000 <sub>B</sub> : 53.5%	111 0011 <sub>B</sub> : 40.0%	
		000 1000 <sub>B</sub> : 93.5%	010 0011 <sub>B</sub> : 80.0%	011 1110 <sub>B</sub> : 66.5%	101 1001 <sub>B</sub> : 53.0%	111 0100 <sub>B</sub> : 39.5%	
		000 1001 <sub>B</sub> : 93.0%	010 0100 <sub>B</sub> : 79.5%	011 1111 <sub>B</sub> : 66.0%	101 1010 <sub>B</sub> : 52.5%	111 0101 <sub>B</sub> : 39.0%	
		000 1010 <sub>B</sub> : 92.5%	010 0101 <sub>B</sub> : 79.0%	100 0000 <sub>B</sub> : 65.5%	101 1011 <sub>B</sub> : 52.0%	111 0110 <sub>B</sub> : 38.5%	
		000 1011 <sub>B</sub> : 92.0%	010 0110 <sub>B</sub> : 78.5%	100 0001 <sub>B</sub> : 65.0%	101 1100 <sub>B</sub> : 51.5%	111 0111 <sub>B</sub> : 38.0%	
		000 1100 <sub>B</sub> : 91.5%	010 0111 <sub>B</sub> : 78.0%	100 0010 <sub>B</sub> : 64.5%	101 1101 <sub>B</sub> : 51.0%	111 1000 <sub>B</sub> : 37.5%	
		000 1101 <sub>B</sub> : 91.0%	010 1000 <sub>B</sub> : 77.5%	100 0011 <sub>B</sub> : 64.0%	101 1110 <sub>B</sub> : 50.5%	111 1001 <sub>B</sub> : 37.0%	
		000 1110 <sub>B</sub> : 90.5%	010 1001 <sub>B</sub> : 77.0%	100 0100 <sub>B</sub> : 63.5%	101 1111 <sub>B</sub> : 50.0%	111 1010 <sub>B</sub> : 36.5%	
		000 1111 <sub>B</sub> : 90.0%	010 1010 <sub>B</sub> : 76.5%	100 0101 <sub>B</sub> : 63.0%	110 0000 <sub>B</sub> : 49.5%	111 1011 <sub>B</sub> : 36.0%	
		001 0000 <sub>B</sub> : 89.5%	010 1011 <sub>B</sub> : 76.0%	100 0110 <sub>B</sub> : 62.5%	110 0001 <sub>B</sub> : 49.0%	111 1100 <sub>B</sub> : 35.5%	
		001 0001 <sub>B</sub> : 89.0%	010 1100 <sub>B</sub> : 75.5%	100 0111 <sub>B</sub> : 62.0%	110 0010 <sub>B</sub> : 48.5%	111 1101 <sub>B</sub> : 35.0%	
		001 0010 <sub>B</sub> : 88.5%	010 1101 <sub>B</sub> : 75.0%	100 1000 <sub>B</sub> : 61.5%	110 0011 <sub>B</sub> : 48.0%	All Others: Reserved	
		001 0011 <sub>B</sub> : 88.0%	010 1110 <sub>B</sub> : 74.5%	100 1001 <sub>B</sub> : 61.0%	110 0100 <sub>B</sub> : 47.5%		
		001 0100 <sub>B</sub> : 87.5%	010 1111 <sub>B</sub> : 74.0%	100 1010 <sub>B</sub> : 60.5%	110 0101 <sub>B</sub> : 47.0%		
		001 0101 <sub>B</sub> : 87.0%	011 0000 <sub>B</sub> : 73.5%	100 1011 <sub>B</sub> : 60.0%	110 0110 <sub>B</sub> : 46.5%		
		001 0110 <sub>B</sub> : 86.5%	011 0001 <sub>B</sub> : 73.0%	100 1100 <sub>B</sub> : 59.5%	110 0111 <sub>B</sub> : 46.0%		
		001 0111 <sub>B</sub> : 86.0%	011 0010 <sub>B</sub> : 72.5%	100 1101 <sub>B</sub> : 59.0%	110 1000 <sub>B</sub> : 45.5%		
001 1000 <sub>B</sub> : 85.5%	011 0011 <sub>B</sub> : 72.0%	100 1110 <sub>B</sub> : 58.5%	110 1001 <sub>B</sub> : 45.0%				
001 1001 <sub>B</sub> : 85.0%	011 0100 <sub>B</sub> : 71.5%	100 1111 <sub>B</sub> : 58.0%	110 1010 <sub>B</sub> : 44.5%				
001 1010 <sub>B</sub> : 84.5%	011 0101 <sub>B</sub> : 71.0%	101 0000 <sub>B</sub> : 57.5%	110 1011 <sub>B</sub> : 44.0%				

### 3.5.14 MR12 (MA[7:0]=0C<sub>H</sub>) - Vref CS Calibration Value

#### MR12 Register Information

Function	Register Type	Operand	Data	Notes
VrefCS Cal Value	R	OP[6:0]	000:0000 <sub>B</sub> : --Thru-- 111:1111 <sub>B</sub> : See Table Below	1,2
	R	OP[7:0]	Valid	

1 - Since VREF CS Calibration setting has an explicit command (VrefCS COMMAND), it can only be programmed via that command and its mode register is therefore read only.

2 - Since the state of CA12 is used to differentiate the VrefCA vs VrefCS command, the MR11/12:OP[7] value is defined as valid.

**Table 23 — VrefCS Setting Range**

Function	Operand						Notes
VrefCS Cal Value for MR12	OP	000 0000 <sub>B</sub> : 97.5%	001 1011 <sub>B</sub> : 84.0%	011 0110 <sub>B</sub> : 70.5%	101 0001 <sub>B</sub> : 57.0%	110 1100 <sub>B</sub> : 43.5%	
		000 0001 <sub>B</sub> : 97.0%	001 1100 <sub>B</sub> : 83.5%	011 0111 <sub>B</sub> : 70.0%	101 0010 <sub>B</sub> : 56.5%	110 1101 <sub>B</sub> : 43.0%	
		000 0010 <sub>B</sub> : 96.5%	001 1101 <sub>B</sub> : 83.0%	011 1000 <sub>B</sub> : 69.5%	101 0011 <sub>B</sub> : 56.0%	110 1110 <sub>B</sub> : 42.5%	
		000 0011 <sub>B</sub> : 96.0%	001 1110 <sub>B</sub> : 82.5%	011 1001 <sub>B</sub> : 69.0%	101 0100 <sub>B</sub> : 55.5%	110 1111 <sub>B</sub> : 42.0%	
		000 0100 <sub>B</sub> : 95.5%	001 1111 <sub>B</sub> : 82.0%	011 1010 <sub>B</sub> : 68.5%	101 0101 <sub>B</sub> : 55.0%	111 0000 <sub>B</sub> : 41.5%	
		000 0101 <sub>B</sub> : 95.0%	010 0000 <sub>B</sub> : 81.5%	011 1011 <sub>B</sub> : 68.0%	101 0110 <sub>B</sub> : 54.5%	111 0001 <sub>B</sub> : 41.0%	
		000 0110 <sub>B</sub> : 94.5%	010 0001 <sub>B</sub> : 81.0%	011 1100 <sub>B</sub> : 67.5%	101 0111 <sub>B</sub> : 54.0%	111 0010 <sub>B</sub> : 40.5%	
		000 0111 <sub>B</sub> : 94.0%	010 0010 <sub>B</sub> : 80.5%	011 1101 <sub>B</sub> : 67.0%	101 1000 <sub>B</sub> : 53.5%	111 0011 <sub>B</sub> : 40.0%	
		000 1000 <sub>B</sub> : 93.5%	010 0011 <sub>B</sub> : 80.0%	011 1110 <sub>B</sub> : 66.5%	101 1001 <sub>B</sub> : 53.0%	111 0100 <sub>B</sub> : 39.5%	
		000 1001 <sub>B</sub> : 93.0%	010 0100 <sub>B</sub> : 79.5%	011 1111 <sub>B</sub> : 66.0%	101 1010 <sub>B</sub> : 52.5%	111 0101 <sub>B</sub> : 39.0%	
		000 1010 <sub>B</sub> : 92.5%	010 0101 <sub>B</sub> : 79.0%	100 0000 <sub>B</sub> : 65.5%	101 1011 <sub>B</sub> : 52.0%	111 0110 <sub>B</sub> : 38.5%	
		000 1011 <sub>B</sub> : 92.0%	010 0110 <sub>B</sub> : 78.5%	100 0001 <sub>B</sub> : 65.0%	101 1100 <sub>B</sub> : 51.5%	111 0111 <sub>B</sub> : 38.0%	
		000 1100 <sub>B</sub> : 91.5%	010 0111 <sub>B</sub> : 78.0%	100 0010 <sub>B</sub> : 64.5%	101 1101 <sub>B</sub> : 51.0%	111 1000 <sub>B</sub> : 37.5%	
		000 1101 <sub>B</sub> : 91.0%	010 1000 <sub>B</sub> : 77.5%	100 0011 <sub>B</sub> : 64.0%	101 1110 <sub>B</sub> : 50.5%	111 1001 <sub>B</sub> : 37.0%	
		000 1110 <sub>B</sub> : 90.5%	010 1001 <sub>B</sub> : 77.0%	100 0100 <sub>B</sub> : 63.5%	101 1111 <sub>B</sub> : 50.0%	111 1010 <sub>B</sub> : 36.5%	
		000 1111 <sub>B</sub> : 90.0%	010 1010 <sub>B</sub> : 76.5%	100 0101 <sub>B</sub> : 63.0%	110 0000 <sub>B</sub> : 49.5%	111 1011 <sub>B</sub> : 36.0%	
		001 0000 <sub>B</sub> : 89.5%	010 1011 <sub>B</sub> : 76.0%	100 0110 <sub>B</sub> : 62.5%	110 0001 <sub>B</sub> : 49.0%	111 1100 <sub>B</sub> : 35.5%	
		001 0001 <sub>B</sub> : 89.0%	010 1100 <sub>B</sub> : 75.5%	100 0111 <sub>B</sub> : 62.0%	110 0010 <sub>B</sub> : 48.5%	111 1101 <sub>B</sub> : 35.0%	
		001 0010 <sub>B</sub> : 88.5%	010 1101 <sub>B</sub> : 75.0%	100 1000 <sub>B</sub> : 61.5%	110 0011 <sub>B</sub> : 48.0%	All Others: Reserved	
		001 0011 <sub>B</sub> : 88.0%	010 1110 <sub>B</sub> : 74.5%	100 1001 <sub>B</sub> : 61.0%	110 0100 <sub>B</sub> : 47.5%		
		001 0100 <sub>B</sub> : 87.5%	010 1111 <sub>B</sub> : 74.0%	100 1010 <sub>B</sub> : 60.5%	110 0101 <sub>B</sub> : 47.0%		
		001 0101 <sub>B</sub> : 87.0%	011 0000 <sub>B</sub> : 73.5%	100 1011 <sub>B</sub> : 60.0%	110 0110 <sub>B</sub> : 46.5%		
		001 0110 <sub>B</sub> : 86.5%	011 0001 <sub>B</sub> : 73.0%	100 1100 <sub>B</sub> : 59.5%	110 0111 <sub>B</sub> : 46.0%		
		001 0111 <sub>B</sub> : 86.0%	011 0010 <sub>B</sub> : 72.5%	100 1101 <sub>B</sub> : 59.0%	110 1000 <sub>B</sub> : 45.5%		
		001 1000 <sub>B</sub> : 85.5%	011 0011 <sub>B</sub> : 72.0%	100 1110 <sub>B</sub> : 58.5%	110 1001 <sub>B</sub> : 45.0%		
		001 1001 <sub>B</sub> : 85.0%	011 0100 <sub>B</sub> : 71.5%	100 1111 <sub>B</sub> : 58.0%	110 1010 <sub>B</sub> : 44.5%		
		001 1010 <sub>B</sub> : 84.5%	011 0101 <sub>B</sub> : 71.0%	101 0000 <sub>B</sub> : 57.5%	110 1011 <sub>B</sub> : 44.0%		

### 3.5.15 MR13 (MA [7:0] = 0DH) - tCCD\_L / tCCD\_L\_WR / tCCD\_L\_WR2 / tDLLK MR13 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU				tCCD_L / tCCD_L_WR / tCCD_L_WR2 / tDLLK			

Function	Register Type	Operand	Data	Notes
tCCD_L / tCCD_L_WR / tCCD_L_WR2 / tDLLK	R	OP[3:0]	0000 <sub>B</sub> : --Thru-- 1111 <sub>B</sub> : See Table Below	
RFU	RFU	OP[7:4]	RFU	

**Table 24 — tCCD\_L/tCCD\_L\_WR/tCCD\_L\_WR2/tDLLK Encoding Details**

Function	OP[3:0]	tCCD_L.min (nCK)	tCCD_L_WR2.min (nCK)	tCCD_L_WR.min (nCK)	tDLLK.min (nCK)	Details	Notes	
tCCD_L / tCCD_L_WR / tCCD_L_WR2 / tDLLK	0000	8	16	32	1024	1980Mbps ≤ Data Rate ≤ 2100Mbps & 2933Mbps ≤ Data Rate ≤ 3200Mbps	1,2,3	
	0001	9	18	36	1024	3200Mbps < Data Rate ≤ 3600Mbps		
	0010	10	20	40	1280	3600Mbps < Data Rate ≤ 4000Mbps		
	0011	11	22	44	1280	4000Mbps < Data Rate ≤ 4400Mbps		
	0100	12	24	48	1536	4400Mbps < Data Rate ≤ 4800Mbps		
	0101	13	26	52	1536	4800Mbps < Data Rate ≤ 5200Mbps		
	0110	14	28	56	1792	5200Mbps < Data Rate ≤ 5600Mbps		
	0111	15	30	60	1792	5600Mbps < Data Rate ≤ 6000Mbps		
	1000	16	32	64	2048	6000Mbps < Data Rate ≤ 6400Mbps		
	1001	All other encodings Reserved						
	...							
	1111							

Note(s)

- 1 - tCCD\_L / tCCD\_L\_WR / tCCD\_L\_WR2 / tDLLK are programmed according to the value defined in the AC parametric table per operating frequency.
2. The register type is "R" (read only) since MR13 is set by the "Configure tDLLK/tCCD\_L/tCCD\_L\_WR/tCCD\_L\_WR2" MPC command.
3. Data rate ranges align with Speed Bin Table definitions.

### 3.5.16 MR14 (MA[7:0]=0E<sub>H</sub>)

#### MR14 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ECS Mode	Reset ECS Counter	Row Mode/Code Word Mode	RFU	CID3	CID2	CID1	CID0

Function	Register Type	Operand	Data	Notes
ECS Error Register Index	R/W	OP[3:0]	CID[3:0]	1,2,3,4
RFU	RFU	OP[4]	RFU	
Code Word/Row Count	R/W	OP[5]	0 <sub>B</sub> : ECS counts Rows with errors 1 <sub>B</sub> : ECS counts Code words with errors	1
ECS Reset Counter	W	OP[6]	0 <sub>B</sub> : Normal (Default) 1 <sub>B</sub> : Reset ECC Counter	1,4
ECS Mode	R/W	OP[7]	0 <sub>B</sub> : Manual ECS Mode Disabled (Default) 1 <sub>B</sub> : Manual ECS Mode Enabled	1

Notes:

1 - MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in the MR14 through MR20 transparency data.

2 - CID[3:0] encoding is based on the stack height of the device and varies depending on the number of dice in the stack.

3 - For Monolithic DDR5, CID[3:0] should be set to 0.

4 - ECS stands for Error Check Scrub operation.

### 3.5.17 MR15 (MA[7:0]=0F<sub>H</sub>) - Transparency ECC Threshold per Gb of Memory Cells and Automatic ECS in Self Refresh

#### MR15 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU				Automatic ECS in Self Refresh	ECS Error Threshold Count (ETC)		

Function	Register Type	Operand	Data	Notes
ECS Error Threshold Count (ETC)	R/W	OP[2:0]	000 <sub>B</sub> : 4 001 <sub>B</sub> : 16 010 <sub>B</sub> : 64 011 <sub>B</sub> : 256 (Default) 100 <sub>B</sub> : 1024 101 <sub>B</sub> : 4096 110 <sub>B</sub> : RFU 111 <sub>B</sub> : RFU	
Automatic ECS in Self Refresh	W	OP[3]	0 <sub>B</sub> : Automatic ECS disabled in Self-Refresh in Manual ECS mode (default) 1 <sub>B</sub> : Automatic ECS enabled in Self-Refresh in Manual ECS mode	
RFU	R/W	OP[7:4]	RFU	

Notes:

1 - MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in the MR14 through MR20 transparency data.

2 - DDR5 performs Automatic ECS operation while in Self-Refresh mode either by enabling MR15:OP[3]=1<sub>B</sub> (Automatic ECS in Self-Refresh enable) or disabling MR14:OP[7]=0<sub>B</sub> (Automatic ECS mode enable).

3 - If the Automatic ECS in Self-Refresh is enabled, transparency mode-registers updated cannot be controlled by the number of Manual ECS operation MPC command since the ECS counter is increased by both manual ECS command and the Automatic ECS Operation in Self-Refresh mode.

### 3.5.18 MR16 (MA [7:0] = 10<sub>H</sub>) - Row Address with Max Errors 1

#### MR16 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
R7	R6	R5	R4	R3	R2	R1	R0

Function	Register Type	Operand	Data	Notes
Max Row Error Address R[7:0]	R	OP[7:0]	Contains 8 bits of the row address with the highest error count	1

Notes:

1 - MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in the MR14 through MR20 transparency data

### 3.5.19 MR17 (MA [7:0] = 11<sub>H</sub>) - Row Address with Max Errors 2

#### MR17 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
R15	R14	R13	R12	R11	R10	R9	R8

Function	Register Type	Operand	Data	Notes
Max Row Error Address R[15:8]	R	OP[7:0]	Contains 8 bits of the row address with the highest error count	1

Notes:

1 - MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in the MR14 through MR20 transparency data

### 3.5.20 MR18 (MA [7:0] = 12<sub>H</sub>) - Row Address with Max Errors 3

#### MR18 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	BG2	BG1	BG0	BA1	BA0	R17	R16

Function	Register Type	Operand	Data	Notes
Max Row Error Address BG[2:0],BA[1,0], R[17,16]	R	OP[7:0]	Contains 8 bits of the row address with the highest error count	1
RFU	RFU	OP[7]	RFU	

Notes:

1 - MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in the MR14 through MR20 transparency data

### 3.5.21 MR19 (MA [7:0] = 13<sub>H</sub>) - Max Row Error Count

#### MR19 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	RFU	REC5	REC4	REC3	REC2	REC1	REC0

Function	Register Type	Operand	Data	Notes
Max Row Error Count REC[5:0]	R	OP[5:0]	Contains number of errors within the row with the most errors	1
RFU	RFU	OP[7:6]	RFU	

Notes:

1 - MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in the MR14 through MR20 transparency data..

### 3.5.22 MR20 (MA [7:0] = 14<sub>H</sub>) - Error Count (EC)

#### MR20 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0

Function	Register Type	Operand	Data	Notes
Error Count EC[7:0]	R	OP[7:0]	Contains the error count range data	1

Notes:

1 - MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in the MR14 through MR20 transparency data.

### 3.5.23 MR21 (MA [7:0] = 15<sub>H</sub>) - RFU

#### MR21 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	RFU	RFU	RFU	RFU	RFU	RFU	RFU

Function	Register Type	Operand	Data	Notes
RFU	RFU	OP[7:0]	RFU	1

Notes:

### 3.5.24 MR22 (MA [7:0] = 16<sub>H</sub>) - RFU

#### MR22 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	RFU	RFU	RFU	RFU	RFU	RFU	RFU

Function	Register Type	Operand	Data	Notes
RFU	RFU	OP[7:0]	RFU	1

Notes:

### 3.5.25 MR23 (MA [7:0] = 17<sub>H</sub>) - PPR Settings

#### MR23 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU						sPPR	hPPR

Function	Register Type	Operand	Data	Notes
hPPR	R/W	OP[0]	0 <sub>B</sub> : Disable 1 <sub>B</sub> : Enable	
sPPR	R/W	OP[1]	0 <sub>B</sub> : Disable 1 <sub>B</sub> : Enable	
RFU	RFU	OP[7:2]	RFU	

### 3.5.26 MR24 (MA [7:0] = 18<sub>H</sub>) - PPR Guard Key

#### MR24 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
PPR Guard Key							

Function	Register Type	Operand	Data	Notes
PPR Guard Key	W	OP[7:0]	See PPR Section for Sequence	

### 3.5.27 MR25 (MA[7:0]=19<sub>H</sub>) - Read Training Mode Settings

#### MR25 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU				Continu- ous Burst Mode	LFSR1 Pattern Option	LFSR0 Pattern Option	Read Training Pattern Format

Function	Register Type	Operand	Data	Notes
Read Training Pattern Format	R/W	OP[0]	0 <sub>B</sub> : Serial 1 <sub>B</sub> : LFSR	
LFSR0 Pattern Option	R/W	OP[1]	0 <sub>B</sub> : LFSR 1 <sub>B</sub> : Clock	
LFSR1 Pattern Option	R/W	OP[2]	0 <sub>B</sub> : LFSR 1 <sub>B</sub> : Clock	
Continuous Burst Mode	R/W	OP[3]	0 <sub>B</sub> : MRR command based (Default) 1 <sub>B</sub> : Continuous Burst Output	
RFU	RFU	OP[7:4]	RFU	

### 3.5.28 MR26 (MA[7:0]=1A<sub>H</sub>) - Read Pattern Data0 / LFSR0

#### MR26 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Read Training Pattern Data0 / LFSR0 Seed							

Function	Register Type	Operand	Data	Notes
Read Pattern / LFSR Seed UI 0	R/W	OP[0]	UI<7:0> data for serial mode, LFSR0 seed for LFSR mode	1
Read Pattern / LFSR Seed UI 1	R/W	OP[1]		
Read Pattern / LFSR Seed UI 2	R/W	OP[2]		
Read Pattern / LFSR Seed UI 3	R/W	OP[3]		
Read Pattern / LFSR Seed UI 4	R/W	OP[4]		
Read Pattern / LFSR Seed UI 5	R/W	OP[5]		
Read Pattern / LFSR Seed UI 6	R/W	OP[6]		
Read Pattern / LFSR Seed UI 7	R/W	OP[7]		

Note:

1 - The default value for the Read Training Pattern Data0/LFSR0 register setting is: 0x5A.

### 3.5.29 MR27 (MA[7:0]=1B<sub>H</sub>) - Read Pattern Data1 / LFSR1

#### MR27 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Read Training Pattern Data1 / LFSR1 Seed							

Function	Register Type	Operand	Data	Notes
Read Pattern / LFSR Seed UI 8	R/W	OP[0]	UI<15:8> data for serial mode, LFSR1 seed for LFSR mode	1
Read Pattern / LFSR Seed UI 9	R/W	OP[1]		
Read Pattern / LFSR Seed UI 10	R/W	OP[2]		
Read Pattern / LFSR Seed UI 11	R/W	OP[3]		
Read Pattern / LFSR Seed UI 12	R/W	OP[4]		
Read Pattern / LFSR Seed UI 13	R/W	OP[5]		
Read Pattern / LFSR Seed UI 14	R/W	OP[6]		
Read Pattern / LFSR Seed UI 15	R/W	OP[7]		

Note:

1 - The default value for the Read Training Pattern Data1/LFSR1 register setting is: 0x3C.

### 3.5.30 MR28 (MA[7:0]=1C<sub>H</sub>) - Read Pattern Invert DQL7:0 (DQ7:0)

#### MR28 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Read Training Pattern Invert DQL7:0 (DQ7:0)							

Function	Register Type	Operand	Data	Notes
DQ Invert (Lower DQ Bits)	R/W	OP[0]	DQL0 (DQ0) 0 <sub>B</sub> : Normal 1 <sub>B</sub> : Invert	1
	R/W	OP[1]	DQL1 (DQ1) 0 <sub>B</sub> : Normal 1 <sub>B</sub> : Invert	
	R/W	OP[2]	DQL2 (DQ2) 0 <sub>B</sub> : Normal 1 <sub>B</sub> : Invert	
	R/W	OP[3]	DQL3 (DQ3) 0 <sub>B</sub> : Normal 1 <sub>B</sub> : Invert	
	R/W	OP[4]	DQL4 (DQ4) 0 <sub>B</sub> : Normal 1 <sub>B</sub> : Invert	
	R/W	OP[5]	DQL5 (DQ5) 0 <sub>B</sub> : Normal 1 <sub>B</sub> : Invert	
	R/W	OP[6]	DQL6 (DQ6) 0 <sub>B</sub> : Normal 1 <sub>B</sub> : Invert	
	R/W	OP[7]	DQL7 (DQ7) 0 <sub>B</sub> : Normal 1 <sub>B</sub> : Invert	

Note:

1 - The default value for the **Read Training Pattern Invert DQL7:0 (DQ7:0)** register setting is: 0x00.

### 3.5.31 MR29 (MA[7:0]= D<sub>H</sub>) - Read Pattern Invert DQU7:0 (DQ15:8)

#### MR29 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Read Training Pattern Invert DQU7:0 (DQ15:8)							

Function	Register Type	Operand	Data	Notes
DQ Invert (Upper DQ Bits)	R/W	OP[0]	DQU0 (DQ8) 0 <sub>B</sub> : Normal 1 <sub>B</sub> : Invert	1
	R/W	OP[1]	DQU1 (DQ9) 0 <sub>B</sub> : Normal 1 <sub>B</sub> : Invert	
	R/W	OP[2]	DQU2 (DQ10) 0 <sub>B</sub> : Normal 1 <sub>B</sub> : Invert	
	R/W	OP[3]	DQU3 (DQ11) 0 <sub>B</sub> : Normal 1 <sub>B</sub> : Invert	
	R/W	OP[4]	DQU4 (DQ12) 0 <sub>B</sub> : Normal 1 <sub>B</sub> : Invert	
	R/W	OP[5]	DQU5 (DQ13) 0 <sub>B</sub> : Normal 1 <sub>B</sub> : Invert	
	R/W	OP[6]	DQU6 (DQ14) 0 <sub>B</sub> : Normal 1 <sub>B</sub> : Invert	
	R/W	OP[7]	DQU7 (DQ15) 0 <sub>B</sub> : Normal 1 <sub>B</sub> : Invert	

Note:

1 - The default value for the **Read Training Pattern Invert DQU7:0 (DQ15:8)** register setting is: 0x00.

### 3.5.32 MR30 (MA[7:0]=1E<sub>H</sub>) - Read LFSR Assignments

#### MR30 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
LFSR Assignment DQL7/ DQU7	LFSR Assignment DQL6/ DQU6	LFSR Assignment DQL5/ DQU5	LFSR Assignment DQL4/ DQU4	LFSR Assignment DQL3/ DQU3	LFSR Assignment DQL2/ DQU2	LFSR Assignment DQL1/ DQU1	LFSR Assignment DQL0/ DQU0

Function	Register Type	Operand	Data	Notes
LFSR Assignment DQL0/DQU0	R/W	OP[0]	0 <sub>B</sub> : Read Pattern Data0/LFSR0 1 <sub>B</sub> : Read Pattern Data1/LFSR1	1
LFSR Assignment DQL1/DQU1	R/W	OP[1]	0 <sub>B</sub> : Read Pattern Data0/LFSR0 1 <sub>B</sub> : Read Pattern Data1/LFSR1	
LFSR Assignment DQL2/DQU2	R/W	OP[2]	0 <sub>B</sub> : Read Pattern Data0/LFSR0 1 <sub>B</sub> : Read Pattern Data1/LFSR1	
LFSR Assignment DQL3/DQU3	R/W	OP[3]	0 <sub>B</sub> : Read Pattern Data0/LFSR0 1 <sub>B</sub> : Read Pattern Data1/LFSR1	
LFSR Assignment DQL4/DQU4	R/W	OP[4]	0 <sub>B</sub> : Read Pattern Data0/LFSR0 1 <sub>B</sub> : Read Pattern Data1/LFSR1	
LFSR Assignment DQL5/DQU5	R/W	OP[5]	0 <sub>B</sub> : Read Pattern Data0/LFSR0 1 <sub>B</sub> : Read Pattern Data1/LFSR1	
LFSR Assignment DQL6/DQU6	R/W	OP[6]	0 <sub>B</sub> : Read Pattern Data0/LFSR0 1 <sub>B</sub> : Read Pattern Data1/LFSR1	
LFSR Assignment DQL7/DQU7	R/W	OP[7]	0 <sub>B</sub> : Read Pattern Data0/LFSR0 1 <sub>B</sub> : Read Pattern Data1/LFSR1	

Note:

1 - The default value for the **Read LFSR Assignments** register setting is: 0xFE.

### 3.5.33 MR31 (MA[7:0]=1F<sub>H</sub>) - Read Training Pattern Address

#### MR31 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Read Training Pattern Address							

Function	Register Type	Operand	Data	Notes
Read Training Pattern Address	R	OP[7:0]	This MR address is reserved. There are no specific register fields associated with this address. In response to the MRR to this address the DRAM shall send the BL16 read training pattern. All 8 bits associated with this MR address are reserved.	

### 3.5.34 MR32 (MA[7:0]=20<sub>H</sub>) - CK & CS ODT

#### MR32 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	CA_ODT Strap Value	CS ODT			CK ODT		

Function	Register Type	Operand	Data	Notes
CK ODT	R	OP[2:0]	000 <sub>B</sub> : RTT_OFF (Disable) Group A default 001 <sub>B</sub> : RZQ/0.5 (480) 010 <sub>B</sub> : RZQ/1 (240) 011 <sub>B</sub> : RZQ/2 (120) 100 <sub>B</sub> : RZQ/3 (80) 101 <sub>B</sub> : RZQ/4 (60) 110 <sub>B</sub> : RFU 111 <sub>B</sub> : RZQ/6 (40) Group B default	1
CS ODT	R	OP[5:3]	000 <sub>B</sub> : RTT_OFF (Disable) Group A default 001 <sub>B</sub> : RZQ/0.5 (480) 010 <sub>B</sub> : RZQ/1 (240) 011 <sub>B</sub> : RZQ/2 (120) 100 <sub>B</sub> : RZQ/3 (80) 101 <sub>B</sub> : RZQ/4 (60) 110 <sub>B</sub> : RFU 111 <sub>B</sub> : RZQ/6 (40) Group B default	1
CA_ODT Strap Value	R	OP[6]	0 <sub>B</sub> : Strap Configured to Group A 1 <sub>B</sub> : Strap Configured to Group B	2
RFU	RFU	OP[7]	RFU	

Notes:

1 - This mode register is programmed via an explicit MPC command only.

2 - Strapping for ODT on Command and Address. The DRAM applies to Group A settings if the CA\_ODT pin is connected to VSS and applies Group B settings if the pin is connected to VDD. This MR is used to confirm the DRAM's setting for that config.

### 3.5.35 MR33 (MA[7:0]=21<sub>H</sub>) - CA & DQS\_PARK ODT

#### MR33 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU		DQS_RTT_PARK			CA ODT		

Function	Register Type	Operand	Data	Notes
CA ODT	R	OP[2:0]	000 <sub>B</sub> : RTT_OFF (Disable) Group A default 001 <sub>B</sub> : RZQ/0.5 (480) 010 <sub>B</sub> : RZQ/1 (240) 011 <sub>B</sub> : RZQ/2 (120) 100 <sub>B</sub> : RZQ/3 (80) Group B default 101 <sub>B</sub> : RZQ/4 (60) 110 <sub>B</sub> : RFU 111 <sub>B</sub> : RZQ/6 (40)	1
DQS_RTT_PARK	R	OP[5:3]	000 <sub>B</sub> : RTT_OFF default 001 <sub>B</sub> : RZQ (240) 010 <sub>B</sub> : RZQ/2 (120) 011 <sub>B</sub> : RZQ/3 (80) 100 <sub>B</sub> : RZQ/4 (60) 101 <sub>B</sub> : RZQ/5 (48) 110 <sub>B</sub> : RZQ/6 (40) 111 <sub>B</sub> : RZQ/7 (34)	1
RFU	RFU	OP[7:6]	RFU	

Notes:

1 - This mode register is programmed via an explicit MPC command only.

### 3.5.36 MR34 (MA[7:0]=22<sub>H</sub>) - RTT\_PARK & RTT\_WR

#### MR34 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU		RTT_WR			RTT_PARK		

Function	Register Type	Operand	Data	Notes
RTT_PARK	R	OP[2:0]	000 <sub>B</sub> : RTT_OFF default 001 <sub>B</sub> : RZQ (240) 010 <sub>B</sub> : RZQ/2 (120) 011 <sub>B</sub> : RZQ/3 (80) 100 <sub>B</sub> : RZQ/4 (60) 101 <sub>B</sub> : RZQ/5 (48) 110 <sub>B</sub> : RZQ/6 (40) 111 <sub>B</sub> : RZQ/7 (34)	1
RTT_WR	R/W	OP[5:3]	000 <sub>B</sub> : RTT_OFF 001 <sub>B</sub> : RZQ (240) default 010 <sub>B</sub> : RZQ/2 (120) 011 <sub>B</sub> : RZQ/3 (80) 100 <sub>B</sub> : RZQ/4 (60) 101 <sub>B</sub> : RZQ/5 (48) 110 <sub>B</sub> : RZQ/6 (40) 111 <sub>B</sub> : RZQ/7 (34)	
RFU	RFU	OP[7:6]	RFU	

Notes:

1 - This mode register is programmed via an explicit MPC command only.

### 3.5.37 MR35 (MA[7:0]=23<sub>H</sub>) - RTT\_NOM\_WR & RTT\_NOM\_RD

#### MR35 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU		RTT_NOM_RD			RTT_NOM_WR		

Function	Register Type	Operand	Data	Notes
RTT_NOM_WR	R/W	OP[2:0]	000 <sub>B</sub> : RTT_OFF 001 <sub>B</sub> : RZQ (240) 010 <sub>B</sub> : RZQ/2 (120) 011 <sub>B</sub> : RZQ/3 (80) default 100 <sub>B</sub> : RZQ/4 (60) 101 <sub>B</sub> : RZQ/5 (48) 110 <sub>B</sub> : RZQ/6 (40) 111 <sub>B</sub> : RZQ/7 (34)	
RTT_NOM_RD	R/W	OP[5:3]	000 <sub>B</sub> : RTT_OFF 001 <sub>B</sub> : RZQ (240) 010 <sub>B</sub> : RZQ/2 (120) 011 <sub>B</sub> : RZQ/3 (80) default 100 <sub>B</sub> : RZQ/4 (60) 101 <sub>B</sub> : RZQ/5 (48) 110 <sub>B</sub> : RZQ/6 (40) 111 <sub>B</sub> : RZQ/7 (34)	
RFU	RFU	OP[7:6]	RFU	

### 3.5.38 MR36 (MA[7:0]=24<sub>H</sub>) - RTT Loopback

#### MR36 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU					RTT Loopback		

Function	Register Type	Operand	Data	Notes
RTT Loopback	R/W	OP[2:0]	000 <sub>B</sub> : RTT_OFF Default 001 <sub>B</sub> : RFU 010 <sub>B</sub> : RFU 011 <sub>B</sub> : RFU 100 <sub>B</sub> : RFU 101 <sub>B</sub> : RZQ/5 (48) 110 <sub>B</sub> : RFU 111 <sub>B</sub> : RFU	1, 2
RFU	RFU	OP[7:3]	RFU	

1. When Loopback is disabled, both LBDQS and LBDQ pins are either at HiZ or Termination Mode this configuration. When Loopback is enabled, it is in driver mode.

### 3.5.39 MR37 (MA[7:0]= 25<sub>H</sub>) - ODTL Write Control Offset

#### MR37 Register Information

This byte is setup to allow the host controller to push out or pull in the Write RTT enable time (tODTLon\_WR) or the Write RTT disable time (tODTLoFF\_WR) outside of the default setting. The default state is based on internal DRAM design and is defined in Table 106 in the ODT Configuration section. The DRAM is not responsible for inappropriate states set by the host controller using this register.

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU		ODTLoFF_WR_Offset			ODTLon_WR_Offset		

Function	Register Type	Operand	Data	Notes
ODTLon_WR_Offset	R/W	OP[2:0]	000 <sub>B</sub> : RFU 001 <sub>B</sub> : -4 Clocks 010 <sub>B</sub> : -3 Clocks 011 <sub>B</sub> : -2 Clocks 100 <sub>B</sub> : -1 Clock - Default 101 <sub>B</sub> : 0 Clock 110 <sub>B</sub> : +1 Clock 111 <sub>B</sub> : +2 Clocks	
ODTLoFF_WR_Offset	R/W	OP[5:3]	000 <sub>B</sub> : RFU 001 <sub>B</sub> : +4 Clocks 010 <sub>B</sub> : +3 Clocks 011 <sub>B</sub> : +2 Clocks 100 <sub>B</sub> : +1 Clock 101 <sub>B</sub> : 0 Clock - Default 110 <sub>B</sub> : -1 Clock 111 <sub>B</sub> : -2 Clocks	
RFU	RFU	OP[7:6]	RFU	

Note(s):

### 3.5.40 MR38 (MA[7:0]=26<sub>H</sub>) - ODTL NT Write Control Offset

#### MR38 Register Information

This byte is setup to allow the host controller to push out or pull in the Non-Target Write RTT enable time (tODTLon\_WR\_NT) or the Non-Target Write RTT disable time (tODTLoff\_WR\_NT) outside of the default setting. The default state is based on internal DRAM design and is defined in Table 106 in the ODT Configuration section. The DRAM is not responsible for inappropriate states set by the host controller using this register.

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU		ODTLoff_WR_NT_Offset			ODTLon_WR_NT_Offset		

Function	Register Type	Operand	Data	Notes
ODTLon_WR_NT_Offset	R/W	OP[2:0]	000 <sub>B</sub> : RFU 001 <sub>B</sub> : -4 Clocks 010 <sub>B</sub> : -3 Clocks 011 <sub>B</sub> : -2 Clocks 100 <sub>B</sub> : -1 Clock - Default 101 <sub>B</sub> : 0 Clock 110 <sub>B</sub> : +1 Clock 111 <sub>B</sub> : +2 Clocks	
ODTLoff_WR_NT_Offset	R/W	OP[5:3]	000 <sub>B</sub> : RFU 001 <sub>B</sub> : +4 Clocks 010 <sub>B</sub> : +3 Clocks 011 <sub>B</sub> : +2 Clocks 100 <sub>B</sub> : +1 Clock 101 <sub>B</sub> : 0 Clock - Default 110 <sub>B</sub> : -1 Clock 111 <sub>B</sub> : -2 Clocks	
RFU	RFU	OP[7:6]	RFU	

NOTE:

### 3.5.41 MR39 (MA[7:0]=27<sub>H</sub>) - ODTL NT Read Control Offset

#### MR39 Register Information

This byte is setup to allow the host controller to push out or pull in the Non-Target Read RTT enable time (tODTLon\_RD\_NT) or the Non-Target Read RTT disable time (tODTLoff\_RD\_NT) outside of the default setting. The default state is based on internal DRAM design and is defined in Table 106 in the ODT Configuration section. The DRAM is not responsible for inappropriate states set by the host controller using this register.

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU		ODTLoff_RD_NT_Offset			ODTLon_RD_NT_Offset		

Function	Register Type	Operand	Data	Notes
ODTLon_RD_NT_Offset	R/W	OP[2:0]	000 <sub>B</sub> : RFU 001 <sub>B</sub> : RFU 010 <sub>B</sub> : -3 Clocks 011 <sub>B</sub> : -2 Clocks 100 <sub>B</sub> : -1 Clock - Default 101 <sub>B</sub> : 0 Clock 110 <sub>B</sub> : +1 Clock 111 <sub>B</sub> : RFU	
ODTLoff_RD_NT_Offset	R/W	OP[5:3]	000 <sub>B</sub> : RFU 001 <sub>B</sub> : RFU 010 <sub>B</sub> : +3 Clocks 011 <sub>B</sub> : +2 Clocks 100 <sub>B</sub> : +1 Clock 101 <sub>B</sub> : 0 Clock - Default 110 <sub>B</sub> : -1 Clock 111 <sub>B</sub> : RFU	
RFU	RFU	OP[7:6]	RFU	

Note(s):

### 3.5.42 MR40 (MA[7:0]=28<sub>H</sub>) - Read DQS Offset Timing

#### MR40 Register Information

This byte is used for configuring the DRAM to support different HOST receiver designs.

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU					Read DQS offset timing		

Function	Register Type	Operand	Data	Notes
Read DQS offset timing	R/W	OP[2:0]	<b>000<sub>B</sub>: 0 Clock (DEFAULT)</b> <b>001<sub>B</sub>: 1 Clock</b> <b>010<sub>B</sub>: 2 Clocks</b> <b>011<sub>B</sub>: 3 Clocks</b> <b>100<sub>B</sub>: RFU</b> <b>101<sub>B</sub>: RFU</b> <b>110<sub>B</sub>: RFU</b> <b>111<sub>B</sub>: RFU</b>	
RFU	RFU	OP[7:3]	RFU	

Note(s):

- When operating at low speed(CL ≤ 30), tRPRE + Read DQS Offset ≥ 5 Clocks cannot be supported.

	tRPRE \ DQS Offset	0	1	2	3
	When CL ≤ 30	1	O	O	O
	2	O	O	O	X
	3	O	O	X	X
	4	O	X	X	X

### 3.5.43 MR41 (MA[7:0]=29<sub>H</sub>) - RFU -

#### MR41 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU							

Function	Register Type	Operand	Data	Notes

Note(s):

### 3.5.44 MR42 (MA[7:0]=2A<sub>H</sub>) - DCA Types Supported

#### MR42 Register Information

This byte is used for configuring DCA

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU				DCA Training Assist Mode		DCA Types Supported	

Function	Register Type	Operand	Data	Notes
DCA Types Supported	R	OP[1:0]	<b>00<sub>B</sub></b> : Device does not support DCA <b>01<sub>B</sub></b> : Device supports DCA for single/two-phase internal clock(s) <b>10<sub>B</sub></b> : Device supports DCA for 4-phase internal clocks <b>11<sub>B</sub></b> : RFU	
DCA Training Assist Mode	R/W	OP[3:2]	<b>00<sub>B</sub></b> : Disable (default) <b>01<sub>B</sub></b> : MRR (or Read) synchronized with IBCLK is blocked <b>10<sub>B</sub></b> : MRR (or Read) synchronized with ICLK is blocked <b>11<sub>B</sub></b> : RFU	1,2,3,4,5,6
RFU	RFU	OP[7:4]	RFU	

Note(s):

- When "MRR (or Read) synchronized with IBCLK is blocked" is set by MR42 OP[3:2]=01<sub>B</sub>, DQs caused by MRR (or Read) synchronized with IBCLK are driven HIGH.
- When "MRR (or Read) synchronized with ICLK is blocked" is set by MR42 OP[3:2]=10<sub>B</sub>, DQs caused by MRR (or Read) synchronized with ICLK are driven HIGH.
- DQS<sub>t</sub>/DQS<sub>c</sub> output normal toggling waveforms meaning that DQS<sub>t</sub>/DQS<sub>c</sub> are not affected by the settings of DCA Assist Mode MR42 OP[3:2].
- The CRC function is not supported during DCA Training Assist Mode.
- DCA Training Assist Mode is only supported by DRAMs with DCAs that have 4-phase internal clocks
- If MR42:OP[3:2] is set to either 01<sub>B</sub> or 10<sub>B</sub>, odd-gap READ commands should follow the tMRR timing spec.

### 3.5.45 MR43 (MA[7:0]=2B<sub>H</sub>) - DCA Settings 1

#### MR43 Register Information

This byte is used for configuring TRR

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Sign Bit for OP[6:4]	DCA for IBCLK in 4-phase clocks			Sign Bit for OP[2:0]	DCA for single/two-phase clock(s) or QCLK in 4-phase clocks		

Function	Register Type	Operand	Data	Notes
DCA for single/two-phase clock(s) or QCLK in 4-phase clocks	W	OP[2:0]	000 <sub>B</sub> : DCA step +0 (default) 001 <sub>B</sub> : DCA step +1 010 <sub>B</sub> : DCA step +2 011 <sub>B</sub> : DCA step +3 100 <sub>B</sub> : DCA step +4 101 <sub>B</sub> : DCA step +5 110 <sub>B</sub> : DCA step +6 111 <sub>B</sub> : DCA step +7	1
Sign Bit for OP[2:0]	W	OP[3]	0 <sub>B</sub> : Positive Offset (default) 1 <sub>B</sub> : Negative Offset	1
DCA for IBCLK in 4-phase clocks	W	OP[6:4]	000 <sub>B</sub> : DCA step +0 (default) 001 <sub>B</sub> : DCA step +1 010 <sub>B</sub> : DCA step +2 011 <sub>B</sub> : DCA step +3 100 <sub>B</sub> : DCA step +4 101 <sub>B</sub> : DCA step +5 110 <sub>B</sub> : DCA step +6 111 <sub>B</sub> : DCA step +7	2
Sign Bit for OP[6:4]	W	OP[7]	0 <sub>B</sub> : Positive Offset (default) 1 <sub>B</sub> : Negative Offset	2

Note(s):

1. These settings can only be applied if MR42:OP[1:0] = 01<sub>B</sub> or 10<sub>B</sub>.
2. These settings can only be applied if MR42:OP[1:0] = 10<sub>B</sub>.

### 3.5.46 MR44 (MA[7:0]=2C<sub>H</sub>) - DCA Settings 2

#### MR44 Register Information

This byte is used for configuring TRR

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU				Sign Bit for QBCLK in 4-phase clocks	DCA for QBCLK in 4-phase clocks		

Function	Register Type	Operand	Data	Notes
DCA for QBCLK in 4-phase clocks	W	OP[2:0]	000 <sub>B</sub> : DCA step +0 (default) 001 <sub>B</sub> : DCA step +1 010 <sub>B</sub> : DCA step +2 011 <sub>B</sub> : DCA step +3 100 <sub>B</sub> : DCA step +4 101 <sub>B</sub> : DCA step +5 110 <sub>B</sub> : DCA step +6 111 <sub>B</sub> : DCA step +7	1
Sign Bit for QBCLK in 4-phase clocks	W	OP[3]	0 <sub>B</sub> : Positive Offset (default) 1 <sub>B</sub> : Negative Offset	1
RFU	RFU	OP[7:4]	RFU	

Note(s):

1. These settings can only be applied if MR42 OP[1:0]=10<sub>B</sub>.

### 3.5.47 MR45 (MA[7:0]=2D<sub>H</sub>) - DQS Interval Control

#### MR45 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS Interval Timer Run Time							

Function	Register Type	Operand	Data	Notes
DQS Interval Timer Run Time	W	OP[7:0]	<p>0000 0000<sub>B</sub>: DQS interval timer stop via MPC Command (Default)</p> <p>0000 0001<sub>B</sub>: DQS timer stops automatically at 16<sup>th</sup> clocks after timer start</p> <p>0000 0010<sub>B</sub>: DQS timer stops automatically at 32<sup>nd</sup> clocks after timer start</p> <p>0000 0011<sub>B</sub>: DQS timer stops automatically at 48<sup>th</sup> clocks after timer start</p> <p>0000 0100<sub>B</sub>: DQS timer stops automatically at 64<sup>th</sup> clocks after timer start</p> <p>----- Thru -----</p> <p>0011 1111<sub>B</sub>: DQS timer stops automatically at (63X16)<sup>th</sup> clocks after timer start</p> <p>01XX XXXX<sub>B</sub>: DQS timer stops automatically at 2048<sup>th</sup> clocks after timer start</p> <p>10XX XXXX<sub>B</sub>: DQS timer stops automatically at 4096<sup>th</sup> clocks after timer start</p> <p>11XX XXXX<sub>B</sub>: DQS timer stops automatically at 8192<sup>nd</sup> clocks after timer start</p>	1, 2

Note(s)

1. MPC command with OP[7:0]=0000 0110<sub>B</sub> (Stop DQS Interval Oscillator) stops DQS interval timer in case of MR45:OP[7:0] = 00000000<sub>B</sub>.
2. MPC command with OP[7:0]=0000 0110<sub>B</sub> (Stop DQS Interval Oscillator) is illegal with non-zero values in MR45:OP[7:0].

### 3.5.48 MR46 (MA[7:0]=2E<sub>H</sub>) - DQS Osc Count - LSB

#### MR46 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS Oscillator Count - LSB							

Function	Register Type	Operand	Data	Notes
DQS Oscillator Count - LSB	R	OP[7:0]	0 - 255 LSB DRAM DQS Oscillator Count	

NOTE:

1. MR46 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
2. Both MR46 and MR47 must be read (MRR) and combined to get the value of the DQS Oscillator count.
3. A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR46/MR47.

### 3.5.49 MR47 (MA[7:0]=2F<sub>H</sub>) - DQS Osc Count - MSB

#### MR47 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS Oscillator Count - MSB							

Function	Register Type	Operand	Data	Notes
DQS Oscillator Count - MSB	R	OP[7:0]	0 - 255 MSB DRAM DQS Oscillator Count	

NOTE:

1. MR47 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
2. Both MR46 and MR47 must be read (MRR) and combined to get the value of the DQS Oscillator count.
3. A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR46/MR47.

### 3.5.50 MR48 (MA[7:0]=30<sub>H</sub>) - Write Pattern Mode

#### MR48 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Write Pattern Mode							

Function	Register Type	Operand	Data	Notes
DQL0/DQU0	R/W	OP[0]	Valid	1,2
DQL1/DQU1	R/W	OP[1]		
DQL2/DQU2	R/W	OP[2]		
DQL3/DQU3	R/W	OP[3]		
DQL4/DQU4	R/W	OP[4]		
DQL5/DQU5	R/W	OP[5]		
DQL6/DQU6	R/W	OP[6]		
DQL7/DQU7	R/W	OP[7]		

NOTES:

1. OP[7:0] can be independently programmed with either "0" or "1".
2. Default is all zeros for OP[7:0]

### 3.5.51 MR50 (MA[7:0]=32<sub>H</sub>) - Write CRC Settings

#### MR50 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	RFU	Write CRC auto-disable status	Write CRC auto-disable enable	Write CRC error status	Write CRC enable upper nibble	Write CRC enable lower nibble	Read CRC enable

Function	Register Type	Operand	Data	Notes
Read CRC enable	R/W	OP[0]	0 <sub>B</sub> : Disable (Default) 1 <sub>B</sub> : Enable	
Write CRC enable lower nibble	R/W	OP[1]	0 <sub>B</sub> : Disable (Default) 1 <sub>B</sub> : Enable	1
Write CRC enable upper nibble	R/W	OP[2]	0 <sub>B</sub> : Disable (Default) 1 <sub>B</sub> : Enable	1
Write CRC error status	R/W	OP[3]	0 <sub>B</sub> : Clear 1 <sub>B</sub> : Error	
Write CRC auto-disable enable	R/W	OP[4]	0 <sub>B</sub> : Disable (Default) 1 <sub>B</sub> : Enable	
Write CRC auto-disable status	R/W	OP[5]	0 <sub>B</sub> : Not triggered 1 <sub>B</sub> : Triggered	
RFU	RFU	OP[6]	RFU	
RFU	RFU	OP[7]	RFU	

Note(s):

1 - When at least one of the two write CRC enable bits is set to '1' in x8, the timing of write CRC enable mode is applied to the entire device (i.e. both nibbles). When write CRC is enabled in one nibble and disabled in the other nibble in x8, then the DRAM does not check CRC errors on the disabled nibble, and hence the ALERT<sub>n</sub> signal and any internal status bit related to CRC error is not impacted by the disable nibble.

### 3.5.52 MR51 (MA[7:0]=33<sub>H</sub>) - Write CRC Auto-Disable Threshold

#### MR51 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]

Function	Register Type	Operand	Data	Notes
Write CRC auto-disable threshold	R/W	OP[6:0]	0000000 <sub>B</sub> : 0 ... 1111111 <sub>B</sub> : 127	
RFU	RFU	OP[7]	RFU	

### 3.5.53 MR52 (MA[7:0]=34<sub>H</sub>) - Write CRC Auto-Disable Window

#### MR52 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]

Function	Register Type	Operand	Data	Notes
Write CRC auto-disable window	R/W	OP[6:0]	0000000 <sub>B</sub> : 0 ... 1111111 <sub>B</sub> : 127	
RFU	RFU	OP[7]	RFU	

### 3.5.54 MR53 (MA[7:0]=35<sub>H</sub>) - Loopback

#### MR53 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Loopback Output Mode	Loopback Select Phase		Loopback Output Select				

Note(s):

Function	Register Type	Operand	Data	Notes
Loopback Output Select	R/W	OP[4:0]	0000 <sub>B</sub> : Loopback Disabled (Default) 00001 <sub>B</sub> : Loopback DML (X8 and X16 only) 00010 <sub>B</sub> : Loopback DMU (X16 only) 00011 <sub>B</sub> : Vendor Specific 00100 <sub>B</sub> : Vendor Specific 00101 <sub>B</sub> : RFU ...thru.. 01111 <sub>B</sub> : RFU 10000 <sub>B</sub> : Loopback DQL0 10001 <sub>B</sub> : Loopback DQL1 10010 <sub>B</sub> : Loopback DQL2 10011 <sub>B</sub> : Loopback DQL3 10100 <sub>B</sub> : Loopback DQL4 (X8 and X16 only) 10101 <sub>B</sub> : Loopback DQL5 (X8 and X16 only) 10110 <sub>B</sub> : Loopback DQL6 (X8 and X16 only) 10111 <sub>B</sub> : Loopback DQL7 (X8 and X16 only) 11000 <sub>B</sub> : Loopback DQU0 (X16 only) 11001 <sub>B</sub> : Loopback DQU1 (X16 only) 11010 <sub>B</sub> : Loopback DQU2 (X16 only) 11011 <sub>B</sub> : Loopback DQU3 (X16 only) 11100 <sub>B</sub> : Loopback DQU4 (X16 only) 11101 <sub>B</sub> : Loopback DQU5 (X16 only) 11110 <sub>B</sub> : Loopback DQU6 (X16 only) 11111 <sub>B</sub> : Loopback DQU7 (X16 only)	1, 2
Loopback Select Phase	R/W	OP[6:5]	00 <sub>B</sub> : Loopback Select Phase A 01 <sub>B</sub> : Loopback Select Phase B (4-way and 2-way interleave only) 10 <sub>B</sub> : Loopback Select Phase C (4-way interleave only) 11 <sub>B</sub> : Loopback Select Phase D (4-way interleave only)	3
Loopback Output Mode	R/W	OP[7]	0B: Normal Output (Default) 1B: Write Burst Output	4

1. When Loopback is disabled, both LBDQS and LBDQ pins are either at HiZ or Termination Mode per MR36:OP[2:0]. Loopback Termination default value is 48-ohms

2. When Loopback is enabled, both LBDQS and LBDQ pins are in driver mode using default RON of 34-ohms

3. Phase A through D selects which bit in the multiplexer is being selected for Loopback output

4. This configures the DRAM Loopback output to either send data out every time the DQS toggles in Normal Output Mode, or to only send data out when enabled by the Write command, so that only write burst data is send out via Loopback.

### 3.5.55 MR54 (MA[7:0]=36<sub>H</sub>) - hPPR Resources

With hPPR, DDR5 can correct one Row address per Bank Group and the Electrical-fuse cannot be switched back to un-fused states once it is programmed. The controller should prevent unintended the hPPR mode entry and repair. (i.e. During the Command/Address training period). Entry into hPPR is through a register enable, ACT command is used to transmit the bank and row address of the row to be replaced in DRAM. After tRCD time, a WR command is used to select the individual DRAM through the DQ bits and to transfer the repair address to the DRAM. After program time, and PRE, the hPPR mode can be exited and normal operation can resume.

#### MR54 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
hPPR Resource BG1 Bank 3	hPPR Resource BG1 Bank 2	hPPR Resource BG1 Bank 1	hPPR Resource BG1 Bank 0	hPPR Resource BG0 Bank 3	hPPR Resource BG0 Bank 2	hPPR Resource BG0 Bank 1	hPPR Resource BG0 Bank 0

Function	Register Type	Operand	Data	Notes
hPPR Resource BG0 Bank 0	R	OP[0]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	3
hPPR Resource BG0 Bank 1		OP[1]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	3
hPPR Resource BG0 Bank 2		OP[2]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	1,3
hPPR Resource BG0 Bank 3		OP[3]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	1,3
hPPR Resource BG1 Bank 0		OP[4]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	3
hPPR Resource BG1 Bank 1		OP[5]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	3
hPPR Resource BG1 Bank 2		OP[6]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	1,3
hPPR Resource BG1 Bank 3		OP[7]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	1,3

Note(s):

1. Not valid for 8Gb
2. Not valid for x16
3. MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in the MR54 through MR57 hPPR resource information.

### 3.5.56 MR55 (MA[7:0]=37<sub>H</sub>) - hPPR Resources

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
hPPR Resource BG3 Bank 3	hPPR Resource BG3 Bank 2	hPPR Resource BG3 Bank 1	hPPR Resource BG3 Bank 0	hPPR Resource BG2 Bank 3	hPPR Resource BG2 Bank 2	hPPR Resource BG2 Bank 1	hPPR Resource BG2 Bank 0

Function	Register Type	Operand	Data	Notes
hPPR Resource BG2 Bank 0	R	OP[0]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	3
hPPR Resource BG2 Bank 1		OP[1]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	3
hPPR Resource BG2 Bank 2		OP[2]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	1,3
hPPR Resource BG2 Bank 3		OP[3]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	1,3
hPPR Resource BG3 Bank 0		OP[4]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	3
hPPR Resource BG3 Bank 1		OP[5]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	3
hPPR Resource BG3 Bank 2		OP[6]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	1,3
hPPR Resource BG3 Bank 3		OP[7]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	1,3

Note(s):

1. Not valid for 8Gb
2. Not valid for x16
3. MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in the MR54 through MR57 hPPR resource information.

### 3.5.57 MR56 (MA[7:0]=38<sub>H</sub>) - hPPR Resources

#### MR56 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
hPPR Resource BG5 Bank 3	hPPR Resource BG5 Bank 2	hPPR Resource BG5 Bank 1	hPPR Resource BG5 Bank 0	hPPR Resource BG4 Bank 3	hPPR Resource BG4 Bank 2	hPPR Resource BG4 Bank 1	hPPR Resource BG4 Bank 0

Function	Register Type	Operand	Data	Notes
hPPR Resource BG4 Bank 0	R	OP[0]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	2,3
hPPR Resource BG4 Bank 1		OP[1]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	2,3
hPPR Resource BG4 Bank 2		OP[2]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	1,2,3
hPPR Resource BG4 Bank 3		OP[3]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	1,2,3
hPPR Resource BG5 Bank 0		OP[4]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	2,3
hPPR Resource BG5 Bank 1		OP[5]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	2,3
hPPR Resource BG5 Bank 2		OP[6]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	1,2,3
hPPR Resource BG5 Bank 3		OP[7]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	1,2,3

Note(s):

1. Not valid for 8Gb
2. Not valid for x16
3. MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in the MR54 through MR57 hPPR resource information.

### 3.5.58 MR57 (MA[7:0]=39<sub>H</sub>) - hPPR Resources

#### MR57 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
hPPR Resource BG7 Bank 3	hPPR Resource BG7 Bank 2	hPPR Resource BG7 Bank 1	hPPR Resource BG7 Bank 0	hPPR Resource BG6 Bank 3	hPPR Resource BG6 Bank 2	hPPR Resource BG6 Bank 1	hPPR Resource BG6 Bank 0

Function	Register Type	Operand	Data	Notes
hPPR Resource BG6 Bank 0	R	OP[0]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	2,3
hPPR Resource BG6 Bank 1		OP[1]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	2,3
hPPR Resource BG6 Bank 2		OP[2]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	1,2,3
hPPR Resource BG6 Bank 3		OP[3]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	1,2,3
hPPR Resource BG7 Bank 0		OP[4]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	2,3
hPPR Resource BG7 Bank 1		OP[5]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	2,3
hPPR Resource BG7 Bank 2		OP[6]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	1,2,3
hPPR Resource BG7 Bank 3		OP[7]	0 <sub>B</sub> : hPPR Resource is not available 1 <sub>B</sub> : hPPR Resource is available	1,2,3

Note(s):

1. Not valid for 8Gb
2. Not valid for x16
3. MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in the MR54 through MR57 hPPR resource information.

### 3.5.59 MR58 (MA[7:0]=3A<sub>H</sub>) - Refresh Management

#### MR58 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RAAMMT[2:0]			RAAIMT[3:0]				RFM Required

Function	Register Type	Operand	Data	Notes
RFM Required	R	OP[0]	0 <sub>B</sub> : Refresh Management not required 1 <sub>B</sub> : Refresh Management required	1
Rolling Accumulated ACT Initial Management Threshold (RAAIMT)	R	OP[4:1]	0000 <sub>B</sub> - 0011 <sub>B</sub> : RFU 0100 <sub>B</sub> : 32 (Normal), 16 (FGR) 0101 <sub>B</sub> : 40 (Normal), 20 (FGR) ... 1001 <sub>B</sub> : 72 (Normal), 36 (FGR) 1010 <sub>B</sub> : 80 (Normal), 40 (FGR) 1011 <sub>B</sub> -1111 <sub>B</sub> : RFU	1
Rolling Accumulated ACT Maximum Management Threshold (RAAMMT)	R	OP[7:5]	000 <sub>B</sub> -010 <sub>B</sub> : RFU 011 <sub>B</sub> : 3x (Normal), 6x (FGR) 100 <sub>B</sub> : 4x (Normal), 8x (FGR) 101 <sub>B</sub> : 5x (Normal), 10x (FGR) 110 <sub>B</sub> : 6x (Normal), 12x (FGR) 111 <sub>B</sub> : 7x	1

Note(s):

1. Refresh Management settings are vendor specific by the MR settings.

### 3.5.60 MR59 (MA[7:0]=3B<sub>H</sub>) - RFM RAA Counter

#### MR59 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFM RAA Counter		RFU					

Function	Register Type	Operand	Data	Notes
RFU	RFU	OP[5:0]	RFU	
RAA Counter Decrement per REF Command	R	OP[7:6]	00 <sub>B</sub> : RAAIMT 01 <sub>B</sub> : RAAIMT * 0.5 10 <sub>B</sub> : RFU 11 <sub>B</sub> : RFU	

Note(s):  
1. TBD

### 3.5.61 MR60 - Blank - No Ballot

#### MR60 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]

Function	Register Type	Operand	Data	Notes

### 3.5.62 MR61 (MA[7:0]=3D<sub>H</sub>) - Package Output Driver Test Mode

#### MR61 Register Information

This MR is used for the characterization of the DRAM package. Refer to the Package Output Driver Test Mode function for more details.

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RSVD			Package Output Driver Test Mode				

Function	Register Type	Operand	Data	Notes
Package Output Driver Test Mode	W	OP[4:0]	0000 <sub>B</sub> : Package Test Disabled (Default)	1
			00001 <sub>B</sub> : Package Test DML	
			00010 <sub>B</sub> : Package Test DMU (X16 only)	
			00011 <sub>B</sub> : RFU	
			00100 <sub>B</sub> : RFU	
			00101 <sub>B</sub> : RFU	
			...thru...	
			01111 <sub>B</sub> : RFU	
			10000 <sub>B</sub> : Package Test DQL0	
			10001 <sub>B</sub> : Package Test DQL1	
			10010 <sub>B</sub> : Package Test DQL2	
			10011 <sub>B</sub> : Package Test DQL3	
			10100 <sub>B</sub> : Package Test DQL4 (X8 and X16 only)	
			10101 <sub>B</sub> : Package Test DQL5 (X8 and X16 only)	
			10110 <sub>B</sub> : Package Test DQL6 (X8 and X16 only)	
			10111 <sub>B</sub> : Package Test DQL7 (X8 and X16 only)	
			11000 <sub>B</sub> : Package Test DQU0 (X16 only)	
			11001 <sub>B</sub> : Package Test DQU1 (X16 only)	
			11010 <sub>B</sub> : Package Test DQU2 (X16 only)	
			11011 <sub>B</sub> : Package Test DQU3 (X16 only)	
11100 <sub>B</sub> : Package Test DQU4 (X16 only)				
11101 <sub>B</sub> : Package Test DQU5 (X16 only)				
11110 <sub>B</sub> : Package Test DQU6 (X16 only)				
11111 <sub>B</sub> : Package Test DQU7 (X16 only)				
RSVD	W	OP[7:5]	Must be programmed to 000	

Note(s):  
1. TBD

### 3.5.63 MR62 (MA[7:0]=3E<sub>H</sub>) - Vendor Specified

#### MR62 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Vendor Specified							

Function	Register Type	Operand	Data	Notes

### 3.5.64 MR63 (MA[7:0]=3F<sub>H</sub>) - DRAM Scratch Pad

#### MR63 Register Information

This MR is used by the host controller to read back Control Words from the RCD. Control Words are the RCD equivalent of the DRAM MR registers. The DRAM implements MR63 as a simple read/write register, writable via an MRW to address 3Fh, and readable via an MRR to address 3Fh.

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DRAM Scratch Pad							

Function	Register Type	Operand	Data	Notes
DRAM Scratch Pad	R/W	OP[7:0]	Any value is valid	1

NOTE: The contents of this register have no function in the DRAM. Details for this function can be found in the DDR5 RCD01 Specification.

*The following data is just for reference and is not part of the DRAM specification.*

#### 3.5.64.1 RCD Control Word Usage Example

The method to read an RCD Control Word is as follows:

- The host controller writes to the RCD's CW Read Pointer, which selects the RCD control word to be read.
- The host controller then does an MRW to DRAM MR63. This MRW passes through the RCD to the DRAMs, but is modified by the RCD. The RCD will detect this write to MR63 and replace the data from the host controller with the contents of the RCD register pointed to by the CW Read Pointer.

The host controller will then read the DRAM's MR63, which now contains the value from the desired RCD control word. All DRAMs in the rank will return this same value to the host controller

### 3.5.65 Mode Register Definitions for DFE

The following mode registers are used to configure the Decision Feedback Equalization (DFE), Per Bit Duty Cycle Adjuster and Per Bit VrefDQ features of the DRAM. The Mode Registers MA[7:0]=80-FF<sub>H</sub> are organized in a way such that mode registers for programming of DFE, DCA & VrefDQ configuration per DQ or DM are grouped together. For example:

DQL0 starts at MA[7:0]=70<sub>H</sub>, MR112  
 DQL1 starts at MA[7:0]=78<sub>H</sub>, MR120  
 :  
 DQU6 starts at MA[7:0]=F0<sub>H</sub>, MR240  
 DQU7 starts at MA[7:0]=F8<sub>H</sub>, MR248

Looking further into the 8-bit binary encoding, MA[6:3] is defined as a direct mapping for DQL0 to DQU7, i.e.,

MA[7:0]=1000:0XXX<sub>b</sub> for DQ0,  
 MA[7:0]=1000:1XXX<sub>b</sub> for DQ1,  
 :  
 MA[7:0]=1111:0XXX<sub>b</sub> for DQU6  
 MA[7:0]=1111:1XXX<sub>b</sub> for DQU7.

**Table 25 — Visual Representation of DFE, per bit DCA & per bit VrefDQ Mode Register Mapping**

MRW Address, Binary	Function	MRW address bits [2:0]							
		000b	001b	010b	011b	100b	101b	110b	111b
0111-0XXX	DML	Gain	Tap1	Tap2	Tap3	Tap4	MR Address Space not currently used		
0111-1XXX	DMU								
1000-0XXX	DQL0								
1000-1XXX	DQL1								
1001-0XXX	DQL2								
1001-1XXX	DQL3								
1010-0XXX	DQL4								
1010-1XXX	DQL5								
1011-0XXX	DQL6								
1011-1XXX	DQL7								
1100-0XXX	DQU0								
1100-1XXX	DQU1								
1101-0XXX	DQU2								
1101-1XXX	DQU3								
1110-0XXX	DQU4								
1110-1XXX	DQU5								
1111-0XXX	DQU6								
1111-1XXX	DQU7								

### 3.5.66 MR103 (MA[7:0]=67<sub>H</sub>) - DQSL<sub>t</sub> DCA for IBCLK and QCLK

#### MR103 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQSL <sub>t</sub> IBCLK Sign	RFU	DQSL <sub>t</sub> DCA for IBCLK		DQSL <sub>t</sub> QCLK sign	RFU	DQSL <sub>t</sub> DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQSL <sub>t</sub> DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQSL <sub>t</sub> QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQSL <sub>t</sub> DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQSL <sub>t</sub> IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.67 MR104 (MA[7:0]=68<sub>H</sub>) - DQSL<sub>t</sub> DCA for QBCLK

#### MR104 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU				DQSL <sub>t</sub> QBCLK Sign	RFU	DQSL <sub>t</sub> DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQSL <sub>t</sub> DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQSL <sub>t</sub> QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
RFU		OP[7:4]		

### 3.5.68 MR105 (MA[7:0]=69<sub>H</sub>) - DQSL\_c DCA for IBCLK and QCLK

#### MR105 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQSL_c IBCLK Sign	RFU	DQSL_c DCA for IBCLK		DQSL_c QCLK sign	RFU	DQSL_c DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQSL_c DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQSL_c QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQSL_c DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQSL_c IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.69 MR106 (MA[7:0]=6A<sub>H</sub>) - DQSL\_c DCA for QBCLK

#### MR106 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU				DQSL_c QBCLK Sign	RFU	DQSL_c DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQSL_c DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQSL_c QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
RFU		OP[7:4]		

### 3.5.70 MR107 (MA[7:0]=6B<sub>H</sub>) - DQSU<sub>t</sub> DCA for IBCLK and QCLK

#### MR107 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQSU <sub>t</sub> IBCLK Sign	RFU	DQSU <sub>t</sub> DCA for IBCLK		DQSU <sub>t</sub> QCLK sign	RFU	DQSU <sub>c</sub> DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQSU <sub>t</sub> DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQSU <sub>t</sub> QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQSU <sub>t</sub> DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQSU <sub>t</sub> IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.71 MR108 (MA[7:0]=6C<sub>H</sub>) - DQSU<sub>t</sub> DCA for QBCLK

#### MR108 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU				DQSU <sub>t</sub> QBCLK Sign	RFU	DQSU <sub>t</sub> DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQSU <sub>t</sub> DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQSU <sub>t</sub> QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
RFU		OP[7:4]		

### 3.5.72 MR109 (MA[7:0]=6D<sub>H</sub>) - DQSU\_c DCA for IBCLK and QCLK

#### MR109 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQSU_c IBCLK Sign	RFU	DQSU_c DCA for IBCLK		DQSU_c QCLK sign	RFU	DQSU_cDCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQSU_c DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQSU_c QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQSU_c DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQSU_c IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.73 MR110 (MA[7:0]=6E<sub>H</sub>) - DQSU\_c DCA for QBCLK

#### MR110 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU				DQSU_c QBCLK Sign	RFU	DQSU_c DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQSU_c DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQSU_c QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
RFU		OP[7:4]		

### 3.5.74 MR111 (MA[7:0]=69<sub>H</sub>) - DFE Global Settings

#### MR111 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU			Global DFE Tap-4 Enable	Global DFE Tap-3 Enable	Global DFE Tap-2 Enable	Global DFE Tap-1 Enable	Global DFE Gain Enable

Function	Register Type	Operand	Data	Notes
Global DFE Gain Enable	R/W	OP[0]	0 <sub>B</sub> : DFE Gain Enabled (DEFAULT) 1 <sub>B</sub> : DFE Gain Disabled	1
Global DFE Tap-1 Enable	R/W	OP[1]	0 <sub>B</sub> : DFE Tap-1 Enabled (DEFAULT) 1 <sub>B</sub> : DFE Tap-1 Disabled	1
Global DFE Tap-2 Enable	R/W	OP[2]	0 <sub>B</sub> : DFE Tap-2 Enabled (DEFAULT) 1 <sub>B</sub> : DFE Tap-2 Disabled	1
Global DFE Tap-3 Enable	R/W	OP[3]	0 <sub>B</sub> : DFE Tap-3 Enabled (DEFAULT) 1 <sub>B</sub> : DFE Tap-3 Disabled	1
Global DFE Tap-4 Enable	R/W	OP[4]	0 <sub>B</sub> : DFE Tap-4 Enabled (DEFAULT) 1 <sub>B</sub> : DFE Tap-4 Disabled	1
RFU	RFU	OP[7:5]	RFU	

Note(s):

1. This bit applies to all DM and DQ pins.

### 3.5.75 MR112 (MA[7:0]=70<sub>H</sub>) thru MR248 (MA[7:0]=F8<sub>H</sub>) - DFE Gain Bias w/Edits

#### Register Information

This definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Gain Bias. The MRs are positioned every 8 MRs (MR112, MR120, MR128, etc.) until all pins are covered. Refer to Mode Register Assignment table for details.

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU				Sign Bit Gain Bias	DFE Gain Bias		

Function	Register Type	Operand	Data	Notes
DFE Gain Bias	R/W	OP[2:0]	000 <sub>B</sub> : DFE Gain Bias Step 0 (Default) 001 <sub>B</sub> : DFE Gain Bias Step 1 010 <sub>B</sub> : DFE Gain Bias Step 2 011 <sub>B</sub> : DFE Gain Bias Step 3 100 <sub>B</sub> : RFU 101 <sub>B</sub> : RFU 111 <sub>B</sub> : RFU	1,2,3
Sign Bit Gain Bias	R/W	OP[3]	0 <sub>B</sub> : Positive DFE Gain Bias (Default) 1 <sub>B</sub> : Negative DFE Gain Bias	
RFU	RFU	OP[7:4]	RFU	

Note(s):

1. Refer to the DDR5 DFE specification for information on Step Size, Step Size Tolerance and Range values
2. The step size and step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables
3. The number of step size, step values and range are speed dependent

### 3.5.76 MR113 (MA[7:0]=71<sub>H</sub>) thru MR249 (MA[7:0]=F9<sub>H</sub>) - DFE Tap-1 w/Edits

#### Register Information

This definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Tap-1. The MRs are positioned every 8 MRs (MR113, MR121, MR129, etc.) until all pins are covered. Refer to Mode Register Assignment table for details.

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Enable/Disable DFE Tap-1	Sign Bit DFE Tap-1 Bias	DFE Tap-1 Bias Programming					

Function	Register Type	Operand	Data	Notes
DFE Tap-1 Bias	R/W	OP[5:0]	000000 <sub>B</sub> : DFE Tap-1 Bias Step 0 (Default) 000001 <sub>B</sub> : DFE Tap-1 Bias Step 1 000010 <sub>B</sub> : DFE Tap-1 Bias Step 2 000011 <sub>B</sub> : DFE Tap-1 Bias Step 3 000100 <sub>B</sub> : DFE Tap-1 Bias Step 4 000101 <sub>B</sub> : DFE Tap-1 Bias Step 5 : 100110 <sub>B</sub> : DFE Tap-1 Bias Step 38 100111 <sub>B</sub> : DFE Tap-1 Bias Step 39 101000 <sub>B</sub> : DFE Tap-1 Bias Step 40 101001 <sub>B</sub> : RFU : 111111 <sub>B</sub> : RFU	1,2,3
Sign Bit DFE Tap-1 Bias	R/W	OP[6]	0 <sub>B</sub> : Positive DFE Tap-1 Bias (Default) 1 <sub>B</sub> : Negative DFE Tap-1 Bias	
Enable/Disable DFE Tap-1	R/W	OP[7]	0 <sub>B</sub> : DFE Tap-1 Disable (Default) 1 <sub>B</sub> : DFE Tap-1 Enable	

Note(s):

1. Refer to the DDR5 DFE specification for information on Step Size, Step Size Tolerance and Range values
2. The step size and step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables
3. The number of step size, step values and range are speed dependent

### 3.5.77 MR114 (MA[7:0]=72<sub>H</sub>) thru MR250 (MA[7:0]=FA<sub>H</sub>) - DFE Tap-2 w/Edits

#### Register Information

This definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Tap-2. The MRs are positioned every 8 MRs (MR114, MR122, MR130, etc.) until all pins are covered. Refer to Mode Register Assignment table for details.

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Enable/Disable DFE Tap-2	Sign Bit DFE Tap-2 Bias	DFE Tap-2 Bias Programming					

Function	Register Type	Operand	Data	Notes
DFE Tap-2 Bias	R/W	OP[5:0]	00000 <sub>B</sub> : DFE Tap-2 Bias Step 0 (Default) 00001 <sub>B</sub> : DFE Tap-2 Bias Step 1 00010 <sub>B</sub> : DFE Tap-2 Bias Step 2 00011 <sub>B</sub> : DFE Tap-2 Bias Step 3 00100 <sub>B</sub> : DFE Tap-2 Bias Step 4 00101 <sub>B</sub> : DFE Tap-2 Bias Step 5 : 00110 <sub>B</sub> : DFE Tap-2 Bias Step 13 00111 <sub>B</sub> : DFE Tap-2 Bias Step 14 00111 <sub>B</sub> : DFE Tap-2 Bias Step 15 01000 <sub>B</sub> : RFU : 11111 <sub>B</sub> : RFU	1,2,3
Sign Bit DFE Tap-2 Bias	R/W	OP[6]	0 <sub>B</sub> : Positive DFE Tap-2 Bias (Default) 1 <sub>B</sub> : Negative DFE Tap-2 Bias	
Enable/Disable DFE Tap-2	R/W	OP[7]	0 <sub>B</sub> : DFE Tap-2 Disable (Default) 1 <sub>B</sub> : DFE Tap-2 Enable	

Note(s):

1. Refer to the DDR5 DFE specification for information on Step Size, Step Size Tolerance and Range values
2. The step size and step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables
3. The number of step size, step values and range are speed dependent

### 3.5.78 MR115 (MA[7:0]=73<sub>H</sub>) thru MR251 (MA[7:0]=FB<sub>H</sub>) - DFE Tap-3 w/Edits

#### Register Information

This definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Gain Bias. The MRs are positioned every 8 MRs (MR115, MR123, MR131, etc.) until all pins are covered. Refer to Mode Register Assignment table for details.

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Enable/Disable DFE Tap-3	Sign Bit DFE Tap-3 Bias	DFE Tap-3 Bias Programming					

Function	Register Type	Operand	Data	Notes
DFE Tap-3 Bias	R/W	OP[5:0]	00000 <sub>B</sub> : DFE Tap-3 Bias Step 0 (Default) 00001 <sub>B</sub> : DFE Tap-3 Bias Step 1 00010 <sub>B</sub> : DFE Tap-3 Bias Step 2 00011 <sub>B</sub> : DFE Tap-3 Bias Step 3 00100 <sub>B</sub> : DFE Tap-3 Bias Step 4 00101 <sub>B</sub> : DFE Tap-3 Bias Step 5 : 001010 <sub>B</sub> : DFE Tap-3 Bias Step 10 001011 <sub>B</sub> : DFE Tap-3 Bias Step 11 001100 <sub>B</sub> : DFE Tap-3 Bias Step 12 001101 <sub>B</sub> : RFU : 111111 <sub>B</sub> : RFU	1,2,3
Sign Bit DFE Tap-3 Bias	R/W	OP[6]	0 <sub>B</sub> : Positive DFE Tap-3 Bias (Default) 1 <sub>B</sub> : Negative DFE Tap-3 Bias	
Enable/Disable DFE Tap-3	R/W	OP[7]	0 <sub>B</sub> : DFE Tap-3 Disable (Default) 1 <sub>B</sub> : DFE Tap-3 Enable	

Note(s):

1. Refer to the DDR5 DFE specification for information on Step Size, Step Size Tolerance and Range values
2. The step size and step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables
3. The number of step size, step values and range are speed dependent

### 3.5.79 MR116 (MA[7:0]=74<sub>H</sub>) thru MR252 (MA[7:0]=FC<sub>H</sub>) - DFE Tap-4 w/Edits

#### Register Information

This definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Tap-4. The MRs are positioned every 8 MRs (MR116, MR124, MR132, etc.) until all pins are covered. Refer to Mode Register Assignment table for details.

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Enable/Disable DFE Tap-4	Sign Bit DFE Tap-4 Bias	DFE Tap-4 Bias Programming					

Function	Register Type	Operand	Data	Notes
DFE Tap-4 Bias	R/W	OP[5:0]	000000 <sub>B</sub> : DFE Tap-4 Bias Step 0 (Default) 000001 <sub>B</sub> : DFE Tap-4 Bias Step 1 000010 <sub>B</sub> : DFE Tap-4 Bias Step 2 000011 <sub>B</sub> : DFE Tap-4 Bias Step 3 000100 <sub>B</sub> : DFE Tap-4 Bias Step 4 000101 <sub>B</sub> : DFE Tap-4 Bias Step 5 000110 <sub>B</sub> : DFE Tap-4 Bias Step 6 000111 <sub>B</sub> : DFE Tap-4 Bias Step 7 001000 <sub>B</sub> : DFE Tap-4 Bias Step 8 001001 <sub>B</sub> : DFE Tap-4 Bias Step 9 001010 <sub>B</sub> : RFU : 111111 <sub>B</sub> : RFU	1,2,3
Sign Bit DFE Tap-4 Bias	R/W	OP[6]	0 <sub>B</sub> : Positive DFE Tap-4 Bias (Default) 1 <sub>B</sub> : Negative DFE Tap-4 Bias	
Enable/Disable DFE Tap-4	R/W	OP[7]	0 <sub>B</sub> : DFE Tap-4 Disable (Default) 1 <sub>B</sub> : DFE Tap-4 Enable	

Note(s):

1. Refer to the DDR5 DFE specification for information on Step Size, Step Size Tolerance and Range values
2. The step size and step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables
3. The number of step size, step values and range are speed dependent

### 3.5.80 MR117 (MA[7:0]=75<sub>H</sub>) - RFU

### 3.5.81 MR118 (MA[7:0]=76<sub>H</sub>) - DML VrefDQ Offset

#### MR118 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DML VREFDQ sign	DML VREFDQ Offset			RFU			

Function	Register Type	Operand	Data	Notes
RFU		OP[3:0]		
DML VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DML VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.82 MR126 (MA[7:0]=7E<sub>H</sub>) - DMU VrefDQ Offset

#### MR126 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DMU VREFDQ sign	DMU VREFDQ Offset			RFU			

Function	Register Type	Operand	Data	Notes
RFU		OP[3:0]		
DMU VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DMU VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.83 MR133 (MA[7:0]=85<sub>H</sub>) - DQL0 DCA for IBCLK and QCLK

#### MR133 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQL0 IBCLK Sign	RFU	DQL0 DCA for IBCLK		DQL0 QCLK sign	RFU	DQL0 DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQL0 DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQL0 QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQL0 DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQL0 IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.84 MR134 (MA[7:0]=86<sub>H</sub>) - DQL0 DCA for QBCLK and DQL0 VrefDQ Offset

#### MR134 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQL0 VREFDQ sign	DQL0 VREFDQ Offset			DQL0 QBCLK Sign	RFU	DQL0 DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQL0 DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQL0 QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQL0 VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DQL0 VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.85 MR141 (MA[7:0]=8D<sub>H</sub>) - DQL1 DCA for IBCLK and QCLK

#### MR141 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQL1 IBCLK Sign	RFU	DQL1 DCA for IBCLK		DQL1 QCLK sign	RFU	DQL1 DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQL1 DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQL1 QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQL1 DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQL1 IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.86 MR142 (MA[7:0]=8E<sub>H</sub>) - DQL1 DCA for QBCLK and DQL1 VrefDQ Offset

#### MR142 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQL1 VREFDQ sign	DQL1 VREFDQ Offset			DQL1 QBCLK Sign	RFU	DQL1 DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQL1 DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQL1 QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQL1 VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DQL1 VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.87 MR149 (MA[7:0]=95<sub>H</sub>) - DQL2 DCA for IBCLK and QCLK

#### MR149 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQL2 IBCLK Sign	RFU	DQL2 DCA for IBCLK		DQL2 QCLK sign	RFU	DQL2 DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQL2 DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQL2 QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQL2 DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQL2 IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.88 MR150 (MA[7:0]=96<sub>H</sub>) - DQL2 DCA for QBCLK and DQL2 VrefDQ Offset

#### MR150 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQL2 VREFDQ sign	DQL2 VREFDQ Offset			DQL2 QBCLK Sign	RFU	DQL2 DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQL2 DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQL2 QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQL2 VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DQL2 VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.89 MR157 (MA[7:0]=9D<sub>H</sub>) - DQL3 DCA for IBCLK and QCLK

#### MR157 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQL3 IBCLK Sign	RFU	DQL3 DCA for IBCLK		DQL3 QCLK sign	RFU	DQL3 DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQL3 DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQL3 QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQL3 DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQL3 IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.90 MR158 (MA[7:0]=9E<sub>H</sub>) - DQL3 DCA for QBCLK and DQL3 VrefDQ Offset

#### MR158 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQL3 VREFDQ sign	DQL3 VREFDQ Offset			DQL3 QBCLK Sign	RFU	DQL3 DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQL3 DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQL3 QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQL3 VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DQL3 VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.91 MR165 (MA[7:0]=A5<sub>H</sub>) - DQL4 DCA for IBCLK and QCLK

#### MR165 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQL4 IBCLK Sign	RFU	DQL4 DCA for IBCLK		DQL4 QCLK sign	RFU	DQL4 DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQL4 DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQL4 QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQL4 DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQL4 IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.92 MR166 (MA[7:0]=A6<sub>H</sub>) - DQL4 DCA for QBCLK and DQL4 VrefDQ Offset

#### MR166 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQL4 VREFDQ sign	DQL3 VREFDQ Offset			DQL3 QBCLK Sign	RFU	DQL3 DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQL4 DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQL4 QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQL4 VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DQL4 VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.93 MR173 (MA[7:0]=AD<sub>H</sub>) - DQL5 DCA for IBCLK and QCLK

#### MR173 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQL5 IBCLK Sign	RFU	DQL5 DCA for IBCLK		DQL5 QCLK sign	RFU	DQL5 DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQL5 DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQL5 QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQL5 DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQL5 IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.94 MR174 (MA[7:0]=AE<sub>H</sub>) - DQL5 DCA for QBCLK and DQL5 VrefDQ Offset

#### MR174 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQL5 VREFDQ sign	DQL5 VREFDQ Offset			DQL5 QBCLK Sign	RFU	DQL5 DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQL5 DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQL5 QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQL5 VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DQL5 VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.95 MR181 (MA[7:0]=B5<sub>H</sub>) - DQL6 DCA for IBCLK and QCLK

#### MR181 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQL6 IBCLK Sign	RFU	DQL6 DCA for IBCLK		DQL6 QCLK sign	RFU	DQL6 DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQL6 DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQL6 QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQL6 DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQL6 IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.96 MR182 (MA[7:0]=B6<sub>H</sub>) - DQL6 DCA for QBCLK and DQL6 VrefDQ Offset

#### MR182 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQL6 VREFDQ sign	DQL6 VREFDQ Offset			DQL6 QBCLK Sign	RFU	DQL6 DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQL6 DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQL6 QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQL6 VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DQL6 VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.97 MR189 (MA[7:0]=BD<sub>H</sub>) - DQL7 DCA for IBCLK and QCLK

#### MR189 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQL7 IBCLK Sign	RFU	DQL7 DCA for IBCLK		DQL7 QCLK sign	RFU	DQL7 DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQL7 DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQL7 QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQL7 DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQL7 IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.98 MR190 (MA[7:0]=BE<sub>H</sub>) - DQL7 DCA for QBCLK and DQL7 VrefDQ Offset

#### MR190 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQL7 VREFDQ sign	DQL7 VREFDQ Offset			DQL7 QBCLK Sign	RFU	DQL7 DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQL7 DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQL7 QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQL7 VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DQL7 VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.99 MR197 (MA[7:0]=C5<sub>H</sub>) - DQU0 DCA for IBCLK and QCLK

#### MR197 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQU0 IBCLK Sign	RFU	DQU0 DCA for IBCLK		DQU0 QCLK sign	RFU	DQU0 DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQU0 DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQU0 QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQU0 DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQU0 IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.100 MR198 (MA[7:0]=C6<sub>H</sub>) - DQU0 DCA for QBCLK and DQU0 VrefDQ Offset

#### MR198 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQU0 VREFDQ sign	DQU0 VREFDQ Offset			DQU0 QBCLK Sign	RFU	DQU0 DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQU0 DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQU0 QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQU0 VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DQU0 VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.101 MR205 (MA[7:0]=CD<sub>H</sub>) - DQU1 DCA for IBCLK and QCLK

#### MR205 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQU1 IBCLK Sign	RFU	DQU1 DCA for IBCLK		DQU1 QCLK sign	RFU	DQU1 DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQU1 DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQU1 QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQU1 DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQU1 IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.102 MR206 (MA[7:0]=CE<sub>H</sub>) - DQU1 DCA for QBCLK and DQU1 VrefDQ Offset

#### MR206 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQU1 VREFDQ sign	DQU1 VREFDQ Offset			DQU1 QBCLK Sign	RFU	DQU1 DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQU1 DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQU1 QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQU1 VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DQU1 VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.103 MR213 (MA[7:0]=D5<sub>H</sub>) - DQU2 DCA for IBCLK and QCLK

#### MR213 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQU2 IBCLK Sign	RFU	DQU2 DCA for IBCLK		DQU2 QCLK sign	RFU	DQU2 DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQU2 DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQU2 QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQU2 DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQU2 IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.104 MR214 (MA[7:0]=D6<sub>H</sub>) - DQU2 DCA for QBCLK and DQU2 VrefDQ Offset

#### MR214 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQU2 VREFDQ sign	DQU2 VREFDQ Offset			DQU2 QBCLK Sign	RFU	DQU2 DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQU2 DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQU2 QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQU2 VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DQU2 VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.105 MR221 (MA[7:0]=DD<sub>H</sub>) - DQU3 DCA for IBCLK and QCLK

#### MR221 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQU3 IBCLK Sign	RFU	DQU3 DCA for IBCLK		DQU3 QCLK sign	RFU	DQU3 DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQU3 DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQU3 QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQU3 DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQU3 IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.106 MR222 (MA[7:0]=DE<sub>H</sub>) - DQU3 DCA for QBCLK and DQU3 VrefDQ Offset

#### MR222 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQU3 VREFDQ sign	DQU3 VREFDQ Offset			DQU3 QBCLK Sign	RFU	DQU3 DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQU3 DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQU3 QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQU3 VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DQU3 VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.107 MR229 (MA[7:0]=E5<sub>H</sub>) - DQU4 DCA for IBCLK and QCLK

#### MR229 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQU4 IBCLK Sign	RFU	DQU4 DCA for IBCLK		DQU4 QCLK sign	RFU	DQU4 DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQU4 DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQU4 QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQU4 DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQU4 IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.108 MR230 (MA[7:0]=E6<sub>H</sub>) - DQU4 DCA for QBCLK and DQU4 VrefDQ Offset

#### MR230 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQU4 VREFDQ sign	DQU4 VREFDQ Offset			DQU4 QBCLK Sign	RFU	DQU4 DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQU4 DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQU4 QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQU4 VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DQU4 VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.109 MR237 (MA[7:0]=ED<sub>H</sub>) - DQU5 DCA for IBCLK and QCLK

#### MR237 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQU5 IBCLK Sign	RFU	DQU5 DCA for IBCLK		DQU5 QCLK sign	RFU	DQU5 DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQU5 DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQU5 QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQU5 DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQU5 IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.110 MR238 (MA[7:0]=EE<sub>H</sub>) - DQU5 DCA for QBCLK and DQU5 VrefDQ Offset

#### MR238 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQU5 VREFDQ sign	DQU5 VREFDQ Offset			DQU5 QBCLK Sign	RFU	DQU5 DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQU5 DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQU5 QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQU5 VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DQU5 VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.111 MR245 (MA[7:0]=F5<sub>H</sub>) - DQU6 DCA for IBCLK and QCLK

#### MR245 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQU6 IBCLK Sign	RFU	DQU6 DCA for IBCLK		DQU6 QCLK sign	RFU	DQU6 DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQU6 DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQU6 QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQU6 DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQU6 IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.112 MR246 (MA[7:0]=F6<sub>H</sub>) - DQU6 DCA for QBCLK and DQU6 VrefDQ Offset

#### MR246 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQU6 VREFDQ sign	DQU6 VREFDQ Offset			DQU6 QBCLK Sign	RFU	DQU6 DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQU6 DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQU6 QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQU6 VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DQU6 VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.113 MR253 (MA[7:0]=FD<sub>H</sub>) - DQU7 DCA for IBCLK and QCLK

#### MR253 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQU7 IBCLK Sign	RFU	DQU7 DCA for IBCLK		DQU7 QCLK sign	RFU	DQU7 DCA for QCLK	

Function	Register Type	Operand	Data	Notes
DQU7 DCA for QCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQU7 QCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQU7 DCA for IBCLK	W	OP[5:4]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[6]		
DQU7 IBCLK sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

### 3.5.114 MR254 (MA[7:0]=FE<sub>H</sub>) - DQU7 DCA for QBCLK and DQU7 VrefDQ Offset

#### MR254 Register Information

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQU7 VREFDQ sign	DQU7 VREFDQ Offset			DQU7 QBCLK Sign	RFU	DQU7 DCA for QBCLK	

Function	Register Type	Operand	Data	Notes
DQU7 DCA for QBCLK	W	OP[1:0]	00 <sub>B</sub> : disable (Default) 01 <sub>B</sub> : step +1 10 <sub>B</sub> : step +2 11 <sub>B</sub> : step +3	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
RFU		OP[2]		
DQU7 QBCLK sign	W	OP[3]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	
DQU7 VREFDQ Offset	W	OP[6:4]	000 <sub>B</sub> : disable (Default) 001 <sub>B</sub> : step +1 010 <sub>B</sub> : step +2 011 <sub>B</sub> : step +3 100 <sub>B</sub> ~ 111 <sub>B</sub> : RFU	Range: -3 ~ +3 LSB Codes Step Size: 1LSB
DQU7 VREFDQ sign	W	OP[7]	0 <sub>B</sub> : positive (Default) 1 <sub>B</sub> : negative	

---

### 3.5.115 Undefined Mode Registers spaced in DFE, per bit DCA & per bit VrefDQ section

MR117  
MR119  
MR125  
MR127  
MR135  
MR143  
MR155  
MR159  
MR167  
MR175  
MR183  
MR191  
MR199  
MR207  
MR215  
MR223  
MR231  
MR239  
MR247  
MR255

There are currently no plans to utilize these MR addresses.

## 4. DDR5 SDRAM Command Description and Operation

### 4.1 Command Truth Table

(a) Notes 1, 2 & 14 apply to the entire Command truth table

(b) To improve command decode time, the table has been optimized to orient all 1-cycle commands together and all 2-cycle commands together; allowing CA1 to be used to identify the difference between a 1-cycle and a 2-cycle command.

[BG=Bank Group Address, BA=Bank Address, R=Row Address, C=Column Address, MRA=Mode Register Address, OP=Op Code, CID=Chip ID, CW=Control Word, X=Don't Care, V=Valid].

**Table 26 — Command Truth Table**

Function	Abbreviation	CS <sub>n</sub>	CA Pins													NOTES	
			CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CA10	CA11	CA12		CA13
Activate	ACT	L	L	L	R0	R1	R2	R3	BA0	BA1	BG0	BG1	BG2	CID0	CID1	CID2	11,17,20,21,23,24
		H	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16	CID3/R17	
RFU	RFU	L	H	L	L	L	L	V	V	V	V	V	V	V	V	V	
		H	V	V	V	V	V	V	V	V	V	V	V	V	V	V	
RFU	RFU	L	H	L	L	L	H	V	V	V	V	V	V	V	V	V	
		H	V	V	V	V	V	V	V	V	V	V	V	V	V	V	
Write Pattern	WRP	L	H	L	L	H	L	H	BA0	BA1	BG0	BG1	BG2	CID0	CID1	CID2	11,15,18,19,20,21,23,24
		H	V	C3	C4	C5	C6	C7	C8	C9	C10	V	H	H	V	CID3	
Write Pattern w/ Auto Precharge	WRPA	L	H	L	L	H	L	H	BA0	BA1	BG0	BG1	BG2	CID0	CID1	CID2	11,15,18,19,20,21,23,24
		H	V	C3	C4	C5	C6	C7	C8	C9	C10	V	AP=L	H	V	CID3	
RFU	RFU	L	H	L	L	H	H	V	V	V	V	V	V	V	V	V	
		H	V	V	V	V	V	V	V	V	V	V	V	V	V	V	
Mode Register Write	MRW	L	H	L	H	L	L	MRA0	MRA1	MRA2	MRA3	MRA4	MRA5	MRA6	MRA7	V	8,11,13,20,23,24
		H	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	V	V	CW	V	V	V	
Mode Register Read	MRR	L	H	L	H	L	H	MRA0	MRA1	MRA2	MRA3	MRA4	MRA5	MRA6	MRA7	V	8,13,20,23,24,25,26
		H	L	L	V	V	V	V	V	V	V	V	CW	V	V	V	
Write	WR	L	H	L	H	H	L	BL*=L	BA0	BA1	BG0	BG1	BG2	CID0	CID1	CID2	8,12,15,19,20,21,23,24
		H	V	C3	C4	C5	C6	C7	C8	C9	C10	V	H	WR <sub>Partial</sub> =L	V	CID3	
Write w/Auto Precharge	WRA	L	H	L	H	H	L	BL*=L	BA0	BA1	BG0	BG1	BG2	CID0	CID1	CID2	8,12,15,19,20,21,23,24
		H	V	C3	C4	C5	C6	C7	C8	C9	C10	V	AP=L	WR <sub>Partial</sub> =L	V	CID3	
Read	RD	L	H	L	H	H	H	BL*=L	BA0	BA1	BG0	BG1	BG2	CID0	CID1	CID2	8,15,19,20,21,23,24
		H	C2	C3	C4	C5	C6	C7	C8	C9	C10	V	H	V	V	CID3	
Read w/Auto Precharge	RDA	L	H	L	H	H	H	BL*=L	BA0	BA1	BG0	BG1	BG2	CID0	CID1	CID2	8,15,19,20,21,23,24
		H	C2	C3	C4	C5	C6	C7	C8	C9	C10	V	AP=L	V	V	CID3	
VrefCA Command	VrefCA	L	H	H	L	L	L	OP0	OP1	OP2	OP3	OP4	OP5	OP6	L	V	23,24
VrefCS Command	VrefCS	L	H	H	L	L	L	OP0	OP1	OP2	OP3	OP4	OP5	OP6	H	V	23,24
Refresh All	REFab	L	H	H	L	L	H	CID3	V	V	V or RIR	V or H	L	CID0	CID1	CID2	3,21,23,24,27,28
Refresh Management All	RFMab	L	H	H	L	L	H	CID3	V	V	V	L	L	CID0	CID1	CID2	3,20,21,23,24
Refresh Same Bank	REFsb	L	H	H	L	L	H	CID3	BA0	BA1	V or RIR	V or H	H	CID0	CID1	CID2	4,20,21,23,24,27,28
Refresh Management Same Bank	RFMsb	L	H	H	L	L	H	CID3	BA0	BA1	V	L	H	CID0	CID1	CID2	4,20,21,23,24
Precharge All	PREab	L	H	H	L	H	L	CID3	V	V	V	V	L	CID0	CID1	CID2	5,20,21,23,24
Precharge Same Bank	PREsb	L	H	H	L	H	L	CID3	BA0	BA1	V	V	H	CID0	CID1	CID2	6,20,21,23,24
Precharge	PREpb	L	H	H	L	H	H	CID3	BA0	BA1	BG0	BG1	BG2	CID0	CID1	CID2	7,20,21,23,24
RFU	RFU	L	H	H	H	L	L	V	V	V	V	V	V	V	V	V	
Self Refresh Entry	SRE	L	H	H	H	L	H	V	V	V	V	H	L	V	V	V	9
Self Refresh Entry w/ Frequency Change	SREF	L	H	H	H	L	H	V	V	V	V	L	L	V	V	V	9
Power Down Entry	PDE	L	H	H	H	L	H	V	V	V	V	V	H	ODT=L	V	V	10,16
MPC	MPC	L	H	H	H	H	L	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	V	20,23,24
NOP	NOP	L	H	H	H	H	H	V	V	V	V	V	V	V	V	V	30
Power Down Exit	PDX	L	H	H	H	H	H	V	V	V	V	V	V	V	V	V	
Deselect	DES	H	X	X	X	X	X	X	X	X	X	X	X	X	X	X	

1. V means H or L (a defined logic level). X means don't care in which case the signal may be floated.

2. Bank group addresses BG[2:0] and Bank addresses BA[1:0] determine which bank is to be operated upon in a specific bank group.
3. The Refresh All and Refresh Management All commands are applied to all banks in all bank groups. CA6 and CA7 are required to be valid ("V").
4. The Refresh Same Bank and Refresh Management Same Bank commands refresh the same bank in all bank group bits. The bank bits, BA0 and BA1 on CA6 and CA7, respectively, specify the bank within each bank group.
5. The Precharge All command applies to all open banks in all bank groups.
6. The Precharge Same Bank command applies to the same bank in all bank groups. The bank bits specify the bank within each bank group.
7. The Precharge command applies to a single bank as specified by bank address and bank group bits.
8. CS<sub>n</sub>=LOW during the 2nd cycle of a two cycle command controls ODT in non-target ranks for WR, RD and MRR commands.
9. The SRE command places the DRAM in self refresh state
10. The PDE command places the DRAM in power down state
11. Two cycle commands with no ODT control (ACT, MRW, WRP). DRAM does not execute the command if it receives CS as LOW on 2nd cycle.
12. WR command with WR<sub>partial</sub> = Low indicates a partial write command. This is to help DRAM start an internal read for 'read modify write'.
13. If CW=Low during the MRW command then DRAM should execute the command, Mode Register will be written. If CW=HIGH then DRAM ignores the MRW command, and the Mode Register is not changed. If CW=Low, DRAM should execute the MRR command. If CW=High, DRAM may or may not execute MRR command.
14. CID[3:0] bits are used for 3DS stacking support. When CID[3:0] bits are not used, they are required to be Valid ("V").
15. If CA5:BL\*=L, the command places the DRAM into the alternate Burst mode described by MR0[1:0] instead of the default Burst Length 16 mode.
16. ODT=L is defined to allow On Die Termination (ODT) to persist when the device is in Power Down Mode.
17. CID3/R17 is a multi-mode pin allowing for either 16H 3DS stacking with the CID3 bit usage or R17 for high bit density monolithic usage. These usages are mutually exclusive.
18. Write Pattern only supports BL16 and BL32.
19. When CID3 is not used, its required to be Valid ("V").
20. In the case of a DRAM where the density or stacking doesn't require CA[13] the ball location for that function (considering the state of MIR) shall be connected to VDDQ, and the DRAM shall decode CA[13]=L so that the proper selection of die and RA is provided.
21. CID2 is a multi-mode pin allowing for 3DS stacking with CID2. .
- 22.
23. Any command using shall issue a NOP to non-selected device.
24. NT-ODT behavior is not influenced by DDPIP value
25. CA[0:1] =[L:L] on the second cycle for burst ordering.
26. When host issue MRR with CRC enabled, data comes out with CRC bit.
27. If the Refresh Management Required bit is "0" (MR58 OP[0]=0), CA9 is only required to be valid ("V") for a REF command, and the DRAM will treat a RFM command as a REF command. If MR58 OP[0]=1, a REF command requires CA9=H.
28. If the Refresh Interval Rate indicator bit is disabled (MR4:OP[3]=0) by the host, CA8 is only required to be valid ("V"). If the Refresh Interval Rate indicator bit is enabled (MR4:OP[3]=1) by the host, the host is required to set CA8=H for REF commands issued at the 1x refresh interval rate and CA8=L for REF commands issued at the 2x refresh interval rate. If the host issues 2x REF commands with CA8=L while MR4:OP[3]=1, but the Refresh rate requirement is 1x as determined internally by the DRAM, the DRAM may internally align to the 1x refresh rate.
29. Command Truth Table bits such as BG2, BA1, R16, R17, C10, and CID[3:0] which are unused based on a device's density, configuration width, and stacking options, the CA decode is defined as VALID when in these unused states.
30. Unlike DES, NOP is considered a *valid command*, and timing from a preceding valid command must satisfy any associated command timings.

## 4.2 Burst Length, Type and Order

Accesses within a given burst is currently limited to only sequential, interleaved is not supported. The ordering of accesses within a burst is determined by the burst length and the starting column address as shown in Table 27. The burst length is defined by bits OP[1:0] of Mode Register MR0. Burst length options include BC8 OTF, BL16, BL32 (optional) and BL32 OTF.

**Table 27 — Burst Type and Burst Order for READ**

Burst Length	Burst Type	C3	C2	C1	C0	Read Burst Cycle and Burst Address Sequence															
						1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
BC8	SEQ	0	0	V	V	0	1	2	3	4	5	6	7	T	T	T	T	T	T	T	T
		0	1	V	V	4	5	6	7	0	1	2	3	T	T	T	T	T	T	T	T
		1	0	V	V	8	9	A	B	C	D	E	F	T	T	T	T	T	T	T	T
		1	1	V	V	C	D	E	F	8	9	A	B	T	T	T	T	T	T	T	T
BL16	SEQ	0	0	V	V	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
		0	1	V	V	4	5	6	7	0	1	2	3	C	D	E	F	8	9	A	B
		1	0	V	V	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7
		1	1	V	V	C	D	E	F	8	9	A	B	4	5	6	7	0	1	2	3

**Table 28 — Burst Type and Burst Order for WRITE**

Burst Length	Burst Type	C3	C2	C1	C0	Write Burst Cycle and Burst Address Sequence															
						1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
BC8	SEQ	0	V	V	V	0	1	2	3	4	5	6	7	X	X	X	X	X	X	X	X
		1	V	V	V	8	9	A	B	C	D	E	F	X	X	X	X	X	X	X	X
BL16	SEQ	V	V	V	V	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F

Note(s):

1. T: Output driver for data and strobes are in RTT PARK.
2. V: A valid logic level (0 or 1), but respective buffer input ignores level on input pins.
3. X: Don't Care.

## 4.2.1 Burst Type and Burst Order for Optional BL32 Mode

DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.

**Table 29 — Burst Type and Burst Order for READ BL32**

Burst Length	Burst Type	C10	C3	C2	C1	C0	Read Burst Cycle and Burst Address Sequence							
							1-4	5-8	9-12	13-16	17-20	21-24	25-28	29-32
BL32	SEQ	0	0	0	V	V	0-3	4-7	8-B	C-F	10-13	14-17	18-1B	1C-1F
		0	0	1	V	V	4-7	0-3	C-F	8-B	14-17	10-13	1C-1F	18-1B
		0	1	0	V	V	8-B	C-F	0-3	4-7	18-1B	1C-1F	10-13	14-17
		0	1	1	V	V	C-F	8-B	4-7	0-3	1C-1F	18-1B	14-17	10-13
		1	0	0	V	V	10-13	14-17	18-1B	1C-1F	0-3	4-7	8-B	C-F
		1	0	1	V	V	14-17	10-13	1C-1F	18-1B	4-7	0-3	C-F	8-B
		1	1	0	V	V	18-1B	1C-1F	10-13	14-17	8-B	C-F	0-3	4-7
		1	1	1	V	V	1C-1F	18-1B	14-17	10-13	C-F	8-B	4-7	0-3
BL16 in BL32 OTF	SEQ	0	0	0	V	V	0-3	4-7	8-B	C-F	X	X	X	X
		0	0	1	V	V	4-7	0-3	C-F	8-B	X	X	X	X
		0	1	0	V	V	8-B	C-F	0-3	4-7	X	X	X	X
		0	1	1	V	V	C-F	8-B	4-7	0-3	X	X	X	X
		1	0	0	V	V	10-13	14-17	18-1B	1C-1F	X	X	X	X
		1	0	1	V	V	14-17	10-13	1C-1F	18-1B	X	X	X	X
		1	1	0	V	V	18-1B	1C-1F	10-13	14-17	X	X	X	X
		1	1	1	V	V	1C-1F	18-1B	14-17	10-13	X	X	X	X

**Table 30 — Burst Type and Burst Order for WRITE BL32**

Burst Length	Burst Type	C10	C3	C2	C1	C0	Write Burst Cycle and Burst Address Sequence			
							1-8	9-16	17-24	25-32
BL32	SEQ	0	V	V	V	V	0-7	8-F	17-24	25-32
BL16 in BL32 OTF		0	V	V	V	V	0-7	8-F	X	X
		1	V	V	V	V	10-17	18-1F	X	X

Note(s):

1. In case of BL16 in BL32 OTF mode by setting MR0[OP1:0]=11, the internal write operation starts eight cycles earlier than for BL32 mode. This means that the starting point for tWR and tWTR shall be pulled in by eight clocks.
2. T: Output driver for data and strobes are in high impedance.
3. V: A valid logic level (0 or 1), but respective buffer input ignores level on input pins.
4. X: Don't Care.

## 4.3 Precharge Command

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) shall be available for a subsequent row activation a specified time (tRP) after the PRECHARGE command is issued. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is allowed if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period shall be determined by the last PRECHARGE command issued to the bank.

If CA10 on the 2nd pulse of a Read or Write command is LOW, (shown as AP=L in the command truth table) then the auto-precharge function is engaged. This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon CAS latency) thus improving system performance for random data access. The RAS lockout circuit internally delays the precharge operation until the array restore operation has been completed (tRAS satisfied) so that the auto precharge command may be issued with any read. Auto-precharge is also implemented during Write commands. The precharge operation engaged by the Auto precharge command shall not begin until the last data of the burst write sequence is properly stored in the memory array. The bank shall be available for a subsequent row activation a specified time (tRP) after hidden PRECHARGE command (AutoPrecharge) is issued to that bank.

The precharge to precharge delay is defined by tPPD in the core timing tables. tPPD applies to any combination of precharge commands (PREab, PREsb, PREpb). tPPD also applies to any combination of precharge commands to a different die in a 3DS DDR5 SDRAM.

### 4.3.1 Precharge Command Modes

DDR5 supports three different types of precharge commands: Precharge, Precharge All and Precharge Same Bank

The Precharge Command (PREpb) applies precharge to a specific bank defined by BA[1:0] {if applicable} in a specific bank group defined by BG[2:0], while a Precharge All (PREab) applies precharge to all banks in all bank groups and a Precharge Same Bank (PREsb) applies precharge to a specific bank defined by BA[1:0] in all bank groups. In the case of a 3DS DDR5 SDRAM device, CID[3:0] shall also be selected to identify the target die.

Table 31 below shows the different encodes for PREpb, PREab and PREsb.

**Table 31 — Precharge Encodings**

Function	Abbreviation	CS <sub>n</sub>	CA Pins													NOTES
			CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CA10	CA11	CA12	
Precharge All	PREab	L	H	H	L	H	L	CID3	V	V	V	V	L	CID0	CID1	CID2/DDPID
Precharge Same Bank	PREsb	L	H	H	L	H	L	CID3	BA0	BA1	V	V	H	CID0	CID1	CID2/DDPID
Precharge	PREpb	L	H	H	L	H	H	CID3	BA0	BA1	BG0	BG1	BG2	CID0	CID1	CID2/DDPID

Note - See Command Truth Table for details

## 4.4 Programmable Preamble & Postamble

DDR5 shall support programmable preambles and postambles.

### 4.4.1 Read Preamble & Postamble

DDR5 supports a programmable read preamble & postamble.

Read Preamble is configured as 1tCK, 2tCK (two unique modes), 3tCK and 4tCK via MR8:OP[2:0].

Function	Register Type	Operand	Data
Read Preamble Settings	R/W	OP[2:0]	000 <sub>B</sub> : 1 tCK - 10 Pattern 001 <sub>B</sub> : 2 tCK - 0010 Pattern 010 <sub>B</sub> : 2 tCK - 1110 Pattern (DDR4 Style) 011 <sub>B</sub> : 3 tCK - 000010 Pattern 100 <sub>B</sub> : 4 tCK - 00001010 Pattern 101 <sub>B</sub> : Reserved 110 <sub>B</sub> : Reserved 111 <sub>B</sub> : Reserved

Read Postamble is configured as 0.5tCK or 1.5tCK via MR8:OP[6]

NOTE: DQS shall have an option to drive early by x-tCK to accommodate different HOST receiver designs as controlled by the Read DQS Offset in MR40:OP[2:0].




Figure 10 — Example of Read Preamble Modes (default) & w/0.5 tCK Postamble




Figure 11 — Example of Read Preamble Modes w/ 3tCK DQS offset & w/1.5 tCK Postamble




Figure 12 — Example of Read Preamble Modes w/ 3tCK DQS offset & w/1.5 tCK Postamble

#### 4.4.2 Write Preamble & Postamble

DDR5 supports a programmable write preamble & postamble.  
Write Preamble is configured as 2tCK, 3tCK and 4tCK via MR8:OP[4:3]  
Write Postamble is configured as 0.5tCK or 1.5tCK via MR8:OP[7]




Figure 13 — Example of Write Preamble Modes (default) w/0.5tCK Postamble





Figure 14 — Example of Write Preamble Modes (default) w/1.5tCK Postamble

### 4.4.3 Write Preamble Timings

During Write operations, input receiver aligns the strobe with DQ according to the preamble settings, and strobe should meet timing requirements ( $t_{DQSH\_pre}$ ,  $t_{DQSL\_pre}$ ) to guarantee enough timing margin by setting the window for strobe during Write preamble time frame. This timing requirement is applied to all configurations of Write preamble set by MR8 OP[4:3], which is 2tCK, 3tCK, and 4tCK Write preamble, for Write to Write operations as well as normal Write operations.



**Figure 15 — DQS Timing While Write Preamble**

Note(s):

1. BL=16, 4tCK Preamble
2.  $t_{DQSH\_pre}$  and  $t_{DQSL\_pre}$  are shown, and it applies to all toggles during preamble.
3. 2nd preamble during Write to Write operation will follow same requirement.

**Table 32 — Strobe preamble timing parameters for DDR5 3200 to 8400**

Parameter	Symbol	DDR5 3200 ~ 4800		DDR5 5200 ~ 6400		DDR5 6800 ~ 8400		Unit
		min	max	min	max	min	max	
Strobe's window of differentially high during Write preamble	$t_{DQSH\_pre}$	0.45	0.55	TBD	TBD	TBD	TBD	nCK
Strobe's window of differentially low during Write preamble	$t_{DQSL\_pre}$	0.45	0.55	TBD	TBD	TBD	TBD	nCK

## 4.5 Interamble

The DQS strobe for the device requires a preamble prior to the first latching edge (the rising edge of DQS<sub>t</sub> with data valid), and it requires a postamble after the last latching edge. The preamble and postamble options are set via Mode Register Write commands. Additionally, the postamble and preamble configured size shall NOT force the HOST to add command gaps in the command interval just to satisfy postamble or preamble settings. (i.e. Preamble=4tCK + Postamble=1.5tCK shall not force tCCD+5).

### 4.5.1 Read Interamble Timing Diagrams

In Read to Read operations with tCCD=BL/2, postamble for 1st command and preamble for 2nd command shall disappear to create consecutive DQS latching edge for seamless burst operations.

In the case of Read to Read operations with command interval of tCCD+1, tCCD+2, etc., if the postamble and preambles overlap, the toggles take precedence over static preambles.




Figure 16 — Example of Seamless Reads Operation: tCCD=Min




Figure 17 — Example of Consecutive Reads Operation: tCCD=Min+1







Figure 18 — Example of Consecutive Reads Operation: tCCD=Min+2



**Figure 19 — Example of Consecutive Reads Operation:  $t_{CCD} = \text{Min} + 3$**



**Figure 20 — Example of Consecutive Reads Operation:  $t_{CCD} = \text{Min} + 4$**




**Figure 21 — Example of Consecutive Reads Operation:  $t_{CCD} = \text{Min} + 5$**


## 4.5.2 Write Interamble Timing Diagrams

In Write to Write operations with  $t_{CCD}=BL/2$ , postamble for 1st command and preamble for 2nd command shall disappear to create consecutive DQS latching edge for seamless burst operations.


In the case of Write to Write operations with command interval of  $t_{CCD}+1$ ,  $t_{CCD}+2$ , etc., if the postamble and preambles overlap, the toggles take precedence over static preambles.




**Figure 22 — Example of Seamless Writes Operation:  $t_{CCD}=\text{Min}$**




**Figure 23 — Example of Consecutive Writes Operation:  $t_{CCD}=\text{Min}+1$**




**Figure 24 — Example of Consecutive Writes Operation:  $t_{CCD}=\text{Min}+2$**



**Figure 25 — Example of Consecutive Writes Operation:  $t_{CCD} = \text{Min} + 3$**



**Figure 26 — Example of Consecutive Writes Operation:  $t_{CCD} = \text{Min} + 4$**



**Figure 27 — Example of Consecutive Writes Operation:  $t_{CCD} = \text{Min} + 5$**

## 4.6 Activate Command

The ACTIVATE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BG[2:0] in X4/8 and BG[1:0] in X16 select the bankgroup; BA[1:0] inputs selects the bank within the bankgroup, and the address provided on the appropriate CA pins for R[17:0] to select the row (see table 1 below). In the case of a 3DS DDR5 SDRAM device, the CID[3:0] shall also be selected to identify the correct die in the stack. This row remains active (or open) for accesses until a precharge command is issued to that bank or a precharge all command is issued. A bank must be precharged before opening a different row in the same bank.

Bank-to-bank command timing for ACTIVATE commands uses two different timing parameters, depending on whether the banks are in the same or different bank group. tRRD\_S (short) is used for timing between banks located in different bank groups. tRRD\_L (long) is used for timing between banks located in the same bank group. Consecutive ACTIVATE commands, allowed to be issued at tRRDmin, are restricted to a maximum of four within the time period tFAW (four activate window).

**Table 33 — Activate Command (for reference)**

Function	Abbreviation	CS_n	CA Pins													NOTES	
			CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CA10	CA11	CA12		CA13
Activate	ACT	L	L	L	R0	R1	R2	R3	BA0	BA1	BG0	BG1	BG2	CID0	CID1	CID2/DDPID	
		H	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16	CID3/R17	


Note - See Command Truth Table for details

## 4.7 Read Operation

The Read Operation causes the DRAM to retrieve and output data stored in its array. The Read Operation is initiated by the Read Command during which the beginning column address and bank/group address for the data to be retrieved from the array is provided. The data is driven by the DRAM on its DQ pins RL (CL) cycles after the Read Command along with the proper waveform on the DQS inputs. Read Latency (RL or CL) is defined from the Read command to data and is not affected by the Read DQS offset timing (MR40 OP[2:0]).

### 4.7.1 READ Burst Operation


During a READ or WRITE command, DDR5 shall support BC8, BL16, BL32 (optional) and BL32 OTF (optional) during the READ or WRITE. MR0[1:0] is used to select burst operation mode.



Note(s):

1. BL=16, Preamble = 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble
2. DES commands are shown for ease of illustration; other commands may be valid at these times.
3. In this example, Read DQS Offset Timing is set to 0 Clocks.


**Figure 28 — READ Burst Operation (BL16)**



Note(s):

1. BC=8, Preamble = 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble
2. DES commands are shown for ease of illustration; other commands may be valid at these times.
3. In this example, Read DQS Offset Timing is set to 0 Clocks
4. In non-CRC mode, DQS\_t and DQS\_c stop toggling at the completion of the BC8 data bursts, plus the postamble.

**Figure 29 — Read Burst Operation (BC8)**



Note(s):

1. BL=16, Preamble = 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble
2. DES commands are shown for ease of illustration; other commands may be valid at these times.
3. Two different examples are shown side by side, the top with the default setting for Read DQS Offset = 0 Clock, the lower with a 1 Clock setting. In the lower case, the DQS is started 1 clock earlier than normal with respect to RL (CL).
4. In both cases, the Data does not move


**Figure 30 — READ to READ, Different Ranks Operation with Read DQS Offset usage (BL16)**

## 4.7.2 Burst Read Operation followed by a Precharge

The minimum external Read command to Precharge command spacing to the same bank is equal to  $t_{RTP}$  with  $t_{RTP}$  being the Internal Read Command to Precharge Command Delay. Note that the minimum ACT to PRE timing,  $t_{RAS}$ , must be satisfied as well. The minimum value for the Internal Read Command to Precharge Command Delay is given by  $t_{RTP.min}$ . A new bank active command may be issued to the same bank if the following two conditions are satisfied simultaneously:

1. The minimum RAS precharge time ( $t_{RP.MIN}$ ) has been satisfied from the clock at which the precharge begins.
2. The minimum RAS cycle time ( $t_{RC.MIN}$ ) from the previous bank activation has been satisfied.


Examples of Read commands followed by Precharge are shown in Figure 31 & Figure 32.



Note(s):

1. BL = 16, 1tCK Preamble, 1.5tCK Postamble
2. DES commands are shown for ease of illustration; other commands may be valid at these times.
3. The example assumes  $t_{RAS.MIN}$  is satisfied at Precharge command time ( $t_{a+1}$ ) and that  $t_{RC.MIN}$  is satisfied at the next Active command time ( $t_{c+2}$ ).

**Figure 31 — READ to PRECHARGE with 1tCK Preamble**



Note(s):

1. BL = 16, 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble,
2. DES commands are shown for ease of illustration; other commands may be valid at these times.
3. The example assumes  $t_{RAS.MIN}$  is satisfied at Precharge command time ( $t_{a+1}$ ) and that  $t_{RC.MIN}$  is satisfied at the next Active command time ( $t_{c+2}$ ).

**Figure 32 — READ to PRECHARGE with 2tCK Preamble**

#### 4.7.2.1 CLK to Read DQS timing parameters

Following parameters shall be defined for CK to read DQS timings.

**Table 34 — CLK to Read DQS Timing Parameters DDR5-3200 to DDR5-4800**

Speed		DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Units	NOTE
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
DQS_t, DQS_c rising edge output timing location from rising CK_t, CK_c	tDQSCK	-0.240	0.240	-0.252	0.252	-0.270	0.270	-0.286	0.286	-0.300	0.300	tCK	1,4,5
DQS_t, DQS_c rising edge output variance window	tDQSCKi	-	0.410	-	0.430	-	0.460	-	0.475	-	0.490	tCK	2,3,4,5

Note(s):

- 1 - Measured over full VDD and Temperature spec ranges.
- 2 - Measured for a given DRAM part, and for each DQS\_t/DQS\_c pair in case of x16 (part variation is excluded).
- 3 - These parameters are verified by design and characterization, and may not be subject to production test.
- 4 - Assume no jitter on input clock signals to the DRAM.
- 5 - Refer to Section 4.7.1 READ Timing Definitions.

**Table 35 — CLK to Read DQS Timing Parameters DDR5-5200 to DDR5-6400**

Speed		DDR5-5200		DDR5-5600		DDR5-6000		DDR5-6400		Units	NOTE
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max		
DQS_t, DQS_c rising edge output timing location from rising CK_t, CK_c	tDQSCK	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	tCK	1,4,5
DQS_t, DQS_c rising edge output variance window	tDQSCKi	-	TBD	-	TBD	-	TBD	-	TBD	tCK	2,3,4,5

Note(s):

- 1 - Measured over full VDD and Temperature spec ranges.
- 2 - Measured for a given DRAM part, and for each DQS\_t/DQS\_c pair in case of x16 (part variation is excluded).
- 3 - These parameters are verified by design and characterization, and may not be subject to production test.
- 4 - Assume no jitter on input clock signals to the DRAM.
- 5 - Refer to Section 4.7.1 READ Timing Definitions.





Figure 33 — TDQSK Timing Definition

### 4.7.3 Read Burst Operation for Optional BL32 Mode

The following read timing diagrams cover write timings for fixed BL32 BL32 in BL32 OTF mode and BL16 in BL32 OTF mode for x4 devices only.

In these read timing diagrams, for clarity of illustration, CK and DQS are shown aligned. As well, DQS and DQ are shown center-aligned. Offset between CK and DQS, and between DQS and DQ may be appropriate.


A dummy CAS command is required for second half of the transfer of BL32. If non-target ODT is needed in the system then a dummy ODT command must be issued to the non-target rank for second half of the transfer of BL32



Note(s):

1. DES commands are shown for ease of illustration; other commands may be valid at these times.
2. A dummy RD command is required for the second half of the transfer with a delay of 8 clocks from the first RD command.
3. The figure also shows a dummy ODT command being issued to non-target rank 1 for the second half of the transfer.
4. C10 is used for burst ordering and can be LOW or HIGH for the first RD command. C10 for the dummy RD command must be the opposite value from the first RD command.
5. DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.
6. CA bits other than C10 and AP in dummy CAS command are the same as the first CAS command.


**Figure 34 — Read Timing for fixed BL32 and BL32 in BL32 OTF mode**



Note(s):

1. Figure shows BL16 read operation when MR0 is programmed to use BL32 OTF mode. In this case, no dummy RD command is required as transfer size is BL16.
2. DES commands are shown for ease of illustration; other commands may be valid at these times including commands to allow data transfer from the same die after transfer of BL16.
3. DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.


**Figure 35 — Read Timings for BL16 in BL32 OTF mode**



Note(s):

1. Figure shows back to back BL16 writes to different bank groups.
2. DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.


**Figure 36 — Read to Read to Different Bank Group for BL16 in BL32 OTF**



Note(s):

1. Figure shows back to back BL16 reads to same bank group using a timing of tCCD\_L\_WR.
2. DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.


**Figure 37 — Read to Read to Same Bank Group for BL16 in BL32 OTF**



Note(s):

1. AP bit must be set HIGH for first CAS and LOW for dummy CAS command.
2. DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.

**Figure 38 — Read with Auto-Precharge for Fixed BL32 and BL32 in BL32 OTF Mode**



Note(s):

1. AP bit must be set to LOW with the CAS command.
2. DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.

**Figure 39 — Read with Auto-Precharge for BL16 in BL32 OTF Mode**


## 4.7.4 Read and Write Command Interval

**Table 36 — Minimum Read and Write Command Timings**

Bank Group	Timing Parameter	DDR5-3200/3600/4000/4400/4800/5200/5600/6000/6400	Units	Notes
same	Minimum Read to Write	$CL - CWL + RBL/2 + 2tCK - (\text{Read DQS offset}) + (tRPST - 0.5tCK) + tWPRE$		1,3,4
	Minimum Write to Read	$CWL + WBL/2 + tWTR\_L$		2,4,5
	Minimum Write to Read AP, same bank	$CWL + WBL/2 + tWTRA$		2,4,6
different	Minimum Read to Write	$CL - CWL + RBL/2 + 2tCK - (\text{Read DQS offset}) + (tRPST - 0.5tCK) + tWPRE$		1,3,4
	Minimum Write to Read	$CWL + WBL/2 + tWTR\_S$		2,4

**Note(s):**


- RBL: Read burst length associated with Read command  
 RBL = 32 (36 w/ RCRC on) for fixed BL32 and BL32 in BL32 OTF mode  
 RBL = 16 (18 w/ RCRC on) for fixed BL16 and BL16 in BL32 OTF mode  
 RBL = 16 (18 w/ RCRC on) for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode
- WBL: Write burst length associated with Write command  
 WBL = 32 for fixed BL32 and BL32 in BL32 OTF mode  
 WBL = 16 for fixed BL16 and BL16 in BL32 OTF mode  
 WBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode
- The following is considered for tRTW equation  
 1tCK needs to be added due to tDQS2CK  
 Read DQS offset timing can pull in the tRTW timing  
 1tCK needs to be added when 1.5tCK postamble
- CWL=CL-2
- tWTRA must be satisfied instead of tWTR\_L for same bank access when Read w/AutoPrecharge
- tWTRA = tWR - tRTP, allows the precharge generated by the Read AutoPrecharge to meet tWR from the preceding Write when it occurs within the same bank.



**Note(s):**

- BC OTF=8 or BL=16, Preamble = 2tCK - 0010 pattern, Postamble = 1.5tCK
- DES commands are shown for ease of illustration; other commands may be valid at these times.
- The write recovery time (tWR) is referenced from the first rising clock edge after the last write data shown at Ta+10.  
 tWR specifies the last burst write cycle until the precharge command can be issued to the same bank.

**Figure 40 — Timing Diagram for Write to Read**



Note(s):

1. BC OTF=8 or BL=16, Preamble = 2tCK - 0010 pattern, Postamble = 1.5tCK
2. DES commands are shown for ease of illustration; other commands may be valid at these times.
3. The write recovery time (tWR) is referenced from the first rising clock edge after the last write data shown at Ta+10.

The internal precharge after the Read AutoPrecharge command cannot begin before tWR is satisfied, which is equivalent to tWTR + tRTP

**Figure 41 — Timing Diagram for Write to Read AutoPrecharge in same bank**

## 4.7.5 Read and Write Command Interval for Optional BL32 Modes

**Table 37 — Minimum Read to Read Timings - Same Bank Group**

From	To		Units	Notes
	BL16 in BL32 OTF Mode	BL32 in BL32 OTF Mode		
BL16 in BL32 OTF Mode	tCCD_L	tCCD_L		1
BL32 in BL32 OTF Mode	16 Clocks	16 Clocks		1

Note(s):

1. DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.

**Table 38 — Minimum Read to Read Timings - Different Bank Group**

From	To		Units	Notes
	BL16 in BL32 OTF Mode	BL32 in BL32 OTF Mode		
BL16 in BL32 OTF Mode	tCCD_S	tCCD_S		1
BL32 in BL32 OTF Mode	16 Clocks	16 Clocks		1

Note(s):

1. DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.

**Table 39 — Minimum Write to Write Timings - Same Bank Group**

From	To		Units	Notes
	BL16 in BL32 OTF Mode	BL32 in BL32 OTF Mode		
BL16 in BL32 OTF Mode	tCCD_L_WR	tCCD_L_WR		1
BL32 in BL32 OTF Mode	TBD	TBD		1

Note(s):

1. DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.

DDR5 x8 and x16 devices will have different write to write same bank group timings, based on whether the second write requires a read-modify-write (RMW), the Burst Length mode of the device set by MR0: OP[1:0], and whether data masking is enabled by MR5:OP[5]. BL16 Partial Writes and BC8 Writes require a RMW on x8/x16 devices. BL16 non-partial writes do not require RMW. See Timing parameters per speed grade for details on parametric timings.

**Table 40 — Minimum Write to Write Same Bank Group Timings, x8/x16 Devices**

From	To			Units	Notes
	BC8	BL16 Partial Write	BL16 not Partial Write		
BC8 or BL16	tCCD_L_WR	tCCD_L_WR	tCCD_L_WR2		

**Table 41 — Minimum Write to Write Timings - Different Bank Group**

From	To		Units	Notes
	BL16 in BL32 OTF Mode	BL32 in BL32 OTF Mode		
BL16 in BL32 OTF Mode	tCCD_S	tCCD_S		1
BL32 in BL32 OTF Mode	16 Clocks	16 Clocks		1

Note(s):

1. DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.

## 4.7.6 Read and Write Command Interval for 3DS

**Table 42 — Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 3200 thru 4800**

Note(s):

Logical Rank	Bank Group	Parameter Name	Timing Parameter	DDR5 3200 3DS	DDR5 3600 3DS	DDR5 4000 3DS	DDR5 4400 3DS	DDR5 4800 3DS	Units	Note
same	same	tCCD_L_slr	Minimum Read to Read	See Chapter 13, Timing Parameters by Speed Grade for 3DS					nCK	
		tCCD_L_WR_slr	Minimum Write to Write						nCK	
		tCCD_L_RTW_slr	Minimum Read to Write						nCK	
		tCCD_L_WTR_slr	Minimum Write to Read						nCK	
	different	tCCD_S_slr	Minimum Read to Read						nCK	
		tCCD_S_slr	Minimum Write to Write						nCK	
		tCCD_S_RTW_slr	Minimum Read to Write						nCK	
		tCCD_S_WTR_slr	Minimum Write to Read						nCK	
different	same or different	tCCD_S_dlr	Minimum Read to Read	nCK						
		tCCD_S_dlr	Minimum Write to Write	nCK						
		tCCD_S_RTW_dlr	Minimum Read to Write	nCK						
		tCCD_S_WTR_dlr	Minimum Write to Read	nCK						

**Table 43 — Minimum Read and Write Command Timings for x4 8H and 16H 3DS - 3200 thru 4800**

Logical Rank	Bank Group	Parameter Name	Timing Parameter	DDR5 3200 3DS	DDR5 3600 3DS	DDR5 4000 3DS	DDR5 4400 3DS	DDR5 4800 3DS	Units	Note
same	same	tCCD_L_slr	Minimum Read to Read	See Chapter 13, Timing Parameters by Speed Grade for 3DS					nCK	
		tCCD_L_WR_slr	Minimum Write to Write						nCK	
		tCCD_L_RTW_slr	Minimum Read to Write						nCK	
		tCCD_L_WTR_slr	Minimum Write to Read						nCK	
	different	tCCD_S_slr	Minimum Read to Read						nCK	
		tCCD_S_slr	Minimum Write to Write						nCK	
		tCCD_S_RTW_slr	Minimum Read to Write						nCK	
		tCCD_S_WTR_slr	Minimum Write to Read						nCK	
different	same or different	tCCD_S_dlr	Minimum Read to Read	nCK						
		tCCD_S_dlr	Minimum Write to Write	nCK						
		tCCD_S_RTW_dlr	Minimum Read to Write	nCK						
		tCCD_S_WTR_dlr	Minimum Write to Read	nCK						

Note(s):

## 4.8 Write Operation

The Write Operation stores data to the DRAM. It is initiated by the Write command during which the beginning column address and bank/group address for the data to be written to the array is provided. The data is provided to the DRAM on the DQ inputs CAS Write Latency (CWL) cycles after the Write command along with the proper waveform on the DQS inputs. CAS Write Latency is defined and measured from final cycle of the Write command to the first effective rising DQS (excluding write preamble).

### 4.8.1 Write Data Mask

One write data mask (DM<sub>n</sub>) pin for each byte data group is supported on x8 and x16 DDR5 SDRAMs. The DM<sub>n</sub> pin/function is enabled via mode register. For the x4 configuration SDRAM, the DM mode register setting must be disabled. The DM<sub>n</sub> pin has identical timings and termination functionality on write operations as the DQ pins, as shown in Figure 43. The DM<sub>n</sub> pin is not used for read cycles and the pin should behave like a DQ pin driving high or be terminated to RTT\_PARK. When the DM function is disabled by MR, the DRAM disables the DM input and output receiver and does not expect nor drive any valid logic level.


Each data mask burst bit position corresponds to the same bit position in the DQ data burst across the corresponding byte group.

The WR<sub>partial</sub> = Low as part of the write command must be used in conjunction with the DM<sub>n</sub> data. The WR<sub>partial</sub> = Low is to help DRAM start an internal read for 'read modify write' during masked writes. If WR<sub>partial</sub> = High during write, then the mask data on DM<sub>n</sub> must be high. If DM is disabled, MR5 OP[5] = 0, WR<sub>Partial</sub> must be "H". DM<sub>n</sub> may be high or low.

### 4.8.2 Write Burst Operation

The following write timing diagrams are to help understand the meaning of each write parameter; the diagrams are just examples. The details of each parameter are defined separately.


In these write timing diagrams, for clarity of illustration, CK and DQS are shown aligned. As well, DQS and DQ are shown center-aligned. Offset between CK and DQS, and between DQS and DQ may be appropriate.



Note(s):

1. BL=16, 2tCK Preamble, 1.5tCK Postamble
2. DES commands are shown for ease of illustration; other commands may be valid at these times.


Figure 42 — WRITE Burst Operation (BL16)



Note(s):

1. BC=8, 2tCK Preamble, 1.5tCK Postamble
2. DES commands are shown for ease of illustration; other commands may be valid at these times.
3. In non-CRC mode, DQS\_t and DQS\_c stop toggling at the completion of the BC8 data bursts, plus the postamble.


**Figure 43 — Write Burst Operation (BC8)**



Note(s):

1. BC=8 or BL=16, Preamble = 2tCK - 0010 pattern, Postamble = 1.5tCK
2. DES commands are shown for ease of illustration; other commands may be valid at these times.
3. The write recovery time (tWR) is referenced from the first rising clock edge after the last write data shown at Ta+10. tWR specifies the last burst write cycle until the precharge command can be issued to the same bank.

**Figure 44 — WRITE (BL16) to PRECHARGE Operation with 2tCK Preamble**




Note(s):

1. BC OTF=8 or BL=16, Preamble = 2tCK - 0010 pattern, Postamble = 1.5tCK
2. DES commands are shown for ease of illustration; other commands may be valid at these times.
3. The write recovery time (WR) is referenced from the first rising clock edge after the last write data shown at Ta+10.  
WR specifies the last burst write cycle until the precharge command can be issued to the same bank.

**Figure 45 — WRITE (BL16) with Auto PRECHARGE Operation and 2tCK Preamble**

### 4.8.3 Write Timing Parameters

The following figure is for example only to enumerate the strobe edges for a particular write burst. For a valid burst, all timing parameters for each edge of a burst must be satisfied.



**Figure 46 — DDR5 Write Timing Parameters**

**Notes**


1. BL=16, Preamble=2CK - 0010 pattern, Postamble=1.5CK,
2. DES commands are shown for ease of illustration, other commands may be valid at these times.
3.  $t_{DQSS}$  must be met at each rising clock edge.
4. Figure assumes DRAM internal WL training complete.
5. DQ/DM<sub>n</sub> pulse timing and DQS to DQ skew defined by Rx Strobe Jitter Sensitivity Specifications for the respective speed bin.

## 4.8.4 Write Burst Operation for Optional BL32 Mode

The following write timing diagrams cover write timings for fixed BL32, BL32 in BL32 OTF mode and BL16 in BL32 OTF mode for x4 devices only.

In these write timing diagrams, for clarity of illustration, CK and DQS are shown aligned. As well, DQS and DQ are shown center-aligned. Offset between CK and DQS, and between DQS and DQ may be appropriate.


A dummy CAS command is required for second half of the transfer of BL32. If non-target ODT is needed in the system then a dummy ODT command must be issued to the non-target rank for second half of the transfer of BL32



Note(s):

1. BL=32, 2tCK Preamble, 1.5tCK Postamble
2. DES commands are shown for ease of illustration; other commands may be valid at these times.
3. A dummy WR command is required for the second half of the transfer with a delay of 8 clocks from the first WR command.
4. The figure also shows a dummy ODT command being issued to non-target rank 1 for the second half of the transfer.
5. C10 is used for burst ordering and must be LOW for the first WR command.
6. DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.


**Figure 47 — Write Timing for fixed BL32 and BL32 in BL32 OTF mode**



Note(s):

1. Figure shows BL16 write operation when MR0 is programmed to use BL32 OTF mode. In this case, no dummy WR command is required as transfer size is BL16.
2. DES commands are shown for ease of illustration; other commands may be valid at these times including commands to allow data transfer from the same die after transfer of BL16.
3. DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.


**Figure 48 — Write Timings for BL16 in BL32 OTF mode**



Note(s):

1. Figure shows back to back BL16 writes to different bank groups.
2. DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.


**Figure 49 — Write to Write to Different Bank Group for BL16 in BL32 OTF**



Note(s):

1. Figure shows back to back BL16 writes to same bank group using a timing of tCCD\_L\_WR.
2. Back to Back BL32 writes to same bank group shall have a minimum separation of 16 clocks.
3. DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.


**Figure 50 — Write to Write to Same Bank Group for BL16 in BL32 OTF**



Note(s):

1. AP bit must be set HIGH for first CAS and LOW for dummy CAS command.
2. DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.

**Figure 51 — Write with Auto-Precharge for Fixed BL32 and BL32 in BL32 OTF Mode**



Note(s):

1. AP bit must be set to LOW with the CAS command.
2. DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.

**Figure 52 — Write with Auto-Precharge for BL16 in BL32 OTF Mode**

## 4.8.5 Same Bank Group Write to Write Timings

DDR5 devices will have separate same bank group write timings, based on whether the second write requires an RMW (Read-Modify-Write) access or JW (Just-Write) access. In JW access, DDR5 updates all 128 bits of data on the addressed codeword, while in RMW access, a part of 128 bits is updated.

**Table 44 — JW (Just-Write) Access and RMW (Read-Modify-Write) Access Definition**

Configuration	BL16		BC8		Optional BL32	Notes
	Normal	Data Mask	Normal	Data Mask		
x4	RMW	—	RMW	—	JW	1,2,3
x8 / x16	JW	RMW		—	—	1,2,3

Note(s):

1. BC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01<sub>B</sub>, where Write command is issued with BL=L in CA5.
2. Optional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10<sub>B</sub> or BL32 OTF mode enabled by MR0 OP[1:]=11<sub>B</sub>, where Write command is issued with BL=L in CA5.
3. Data Mask refers to Data Mask mode enabled by MR5 OP[5]=1<sub>B</sub>, where Write command is issued with WP=L in CA11.

**Table 45 — Same Bank-Group Write Access to RMW Access Timings**

From	To		Notes
	BL16	BC8	
BL16	tCCD_L_WR	tCCD_L_WR	1,2,3
BC8	tCCD_L_WR	tCCD_L_WR	1,2,3
Optional BL32	8nCK+tCCD_L_WR	—	1,2,3,4

Note(s):

1. BC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01<sub>B</sub>, where Write command is issued with BL=L in CA5.
2. Optional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10<sub>B</sub> or BL32 OTF mode enabled by MR0 OP[1:]=11<sub>B</sub>, where Write command is issued with BL=L in CA5.
3. In Optional BL32 case, this timing table affects to the 1st Write command only, not the dummy Write command.
4. There is no BL32 to BC8 case.

**Table 46 — Same Bank-Group Write Access to JW Access Timings**

From	To		Notes
	BL16	Optional BL32	
BL16	tCCD_L_WR2	tCCD_L_WR2	1,2,3
BC8	tCCD_L_WR2	—	1,2,3,4
Optional BL32	—	8nCK+tCCD_L_WR2	1,2,3

Note(s):

1. BC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01<sub>B</sub>, where Write command is issued with BL=L in CA5.
2. Optional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10<sub>B</sub> or BL32 OTF mode enabled by MR0 OP[1:]=11<sub>B</sub>, where Write command is issued with BL=L in CA5.
3. In Optional BL32 case, this timing table affects to the 1st Write command only, not the dummy Write command.
4. There is no BC8 to BL32 case.

## 4.8.6 Different Bank-Group Write to Write Timings

**Table 47 — Different Bank-Group Write to Write Timings**

From	To			Notes
	BL16	BC8	Optional BL32	
BL16	8nCK	8nCK	8nCK	1,2,3
BC8	8nCK	8nCK	—	1,2,3,4
Optional BL32	16nCK	—	16nCK	1,2,3,4

Note(s):

1. BC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01<sub>B</sub>, where Write command is issued with BL=L in CA5.
2. Optional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10<sub>B</sub> or BL32 OTF mode enabled by MR0 OP[1:]=11<sub>B</sub>, where Write command is issued with BL=L in CA5.
3. In Optional BL32 case, this timing table affects to the 1st Write command only, not the dummy Write command.
4. There is no BC8 to BL32 case.

## 4.8.7 Write Timing Violations

### 4.8.7.1 Motivation

Generally, if Write timing parameters are violated, a complete reset/initialization procedure has to be initiated to make sure that the DRAM works properly. However, it is desirable, for certain violations as specified below, the DRAM is guaranteed to not “hang up,” and that errors are limited to that particular operation.

For the following, it will be assumed that there are no timing violations with regards to the Write command itself (including ODT, etc.) and that it does satisfy all timing requirements not mentioned below.

### 4.8.7.2 Data to Strobe Eye Height or Width Violations

Should the required data to strobe timing or voltage parameters be violated (Such as:  $t_{RX\_RDQ\_tMargin}$ ,  $t_{RX\_DQS2DQ\_skew}$ ,  $V_{RX\_DQS}$ ,  $V_{RX\_DQ}$ , etc.), for any of the data/strobe timing edges or data/strobe voltage limits associated with a write burst data eye, then incorrect data might be written to the memory locations addressed with this WRITE command.

In the example, Missing Figure (add example timing diagram reference) the relevant strobe edges for a write burst are associated with the clock edges:  $T_n, T_{n+0.5}, T_{n+1}, \dots, T_{n+8.5}$

Subsequent reads from that location might result in unpredictable read data, however the DRAM will work properly otherwise.

### 4.8.7.3 Strobe and Strobe to Clock Timing Violations

Should the strobe timing requirements ( $t_{WPRE}$ ,  $t_{WPST}$ ) or the strobe to clock timing requirements ( $t_{DQSS}$ ,  $t_{DQSOFFSET}$ ) be violated for any of the strobe edges associated with a Write burst, then wrong data might be written to the memory location addressed with the offending WRITE command. Subsequent reads from that location might result in unpredictable read data, however the DRAM will work properly otherwise with the following constraints:

- (1) Both Write CRC and data burst OTF are disabled; timing specifications other than  $t_{WPRE}$ ,  $t_{WPST}$ ,  $t_{DQSS}$ ,  $t_{DQSOFFSET}$  are not violated.
- (2) The offending write strobe (and preamble) arrive no earlier or later than six DQS transition edges from the Write-Latency position.
- (3) A Read command following an offending Write command from any open bank is allowed.
- (4) One or more subsequent WR or a subsequent WRA {to same bank as offending WR} may be issued  $t_{CCD\_L}$  later but incorrect data could be written; subsequent WR and WRA can be either offending or non-offending Writes. Reads from these Writes may provide incorrect data.
- (5) One or more subsequent WR or a subsequent WRA {to a different bank group} may be issued  $t_{CCD\_S}$  later but incorrect data could be written; subsequent WR and WRA can be either offending or non-offending Writes. Reads from these Writes may provide incorrect data.
- (6) Once one or more precharge commands (PREpb, PREsb, or PREab) are issued to DDR5 after offending WRITE command and all banks become precharged state (idle state), a subsequent, non-offending WR or WRA to any open bank shall be able to write correct data.
- (7) DQS strobes including preamble must align to each Write commands data burst length configuration. If the DRAM fails to capture or incorrectly de-serializes the incoming data stream because of misalignment or missing strobe edges, errors may occur. These errors will propagate indefinitely until the DRAM is put into an idle state, i.e., all banks are in the precharged state with  $t_{RP}$  satisfied.

## 4.8.8 Write Enable Timings

### 4.8.8.1 Introduction

The following specifies the relationship between the write enable timing window  $t_{WPRE\_EN\_ntck}$  and the DRAM related DQS to CK drift window  $t_{DQSD}$  as well as the system related DQS to CK drift window  $t_{DQSS}$  around the final DQS to CK offset trained pass/fail point  $t_{DQSSoffset}$  based on write leveling feedback in order to support n-tck pre-ambles mode. Functional operation requires that the following condition is met:

- $t_{WPRE\_EN\_ntck} \geq |t_{DQSSmin}| + t_{DQSSmax} + |t_{DQSDmin}| + t_{DQSDmax}$




Figure 53 —  $t_{DQSS}$ : DRAM external CLK-to-DQS Variation




Figure 54 —  $t_{DQSD}$ : DRAM internal CLK-to-DQS Variation

**Table 48 — Write enable timing parameters DDR5 3200 to 4800**

Parameter	Symbol	Speed Bins x4 & x8 DDR5 3200-4800		Speed Bins x16 DDR5 3200-4800		Unit	Notes
		Min	Max	Min	Max		
2-tck Write pre-amble enable window	tWPRE_EN_2tck	1.5	-	1.5	-	tCK	2
3-tck Write pre-amble enable window	tWPRE_EN_3tck	2.5	-	2.5	-	tCK	2
4-tck Write pre-amble enable window	tWPRE_EN_4tck	2.5	-	2.5	-	tCK	2
Final trained value of host DQS_t-DQS_c timing relative to CWL CK_t-CK_c edge	tDQsoffset	-0.5	0.5	-0.5	0.5	tCK	3
DRAM voltage/temperature drift window of first rising DQS_t pre-amble edge relative to CWL CK_t-CK_c edge	tDQSD	-0.25* tWPRE_EN_ntCK	0.25* tWPRE_EN_ntCK	-0.25* tWPRE_EN_ntCK	0.25* tWPRE_EN_ntCK	tCK	1
Host and system voltage/temperature drift window of first rising DQS_t pre-amble edge relative to CWL CK_t-CK_c edge	tDQSS	-0.25* tWPRE_EN_ntCK	0.25* tWPRE_EN_ntCK	-0.25* tWPRE_EN_ntCK	0.25* tWPRE_EN_ntCK	tCK	1

Note(s):

1. Measured relative to the write leveling feedback, after write leveling training has been completed.
2. Includes min DQS and CK timing terms TBD.
3. When measuring the tDQsoffset, tWLS/H are reflected in the tDQsoffset result.

Symbol	Description	Min	Max	Unit
tWLS/H	Write Leveling Setup/Hold Time	-80	+80	ps

**Table 49 — Write enable timing parameters DDR5 5200 to 6400**

Parameter	Symbol	Speed Bins x4 & x8 DDR5 5200-6400		Speed Bins x16 DDR5 5200-6400		Unit	Notes
		Min	Max	Min	Max		
2-tck Write pre-amble enable window	tWPRE_EN_2tck	1.5	-	1.5	-	tCK	2
3-tck Write pre-amble enable window	tWPRE_EN_3tck	2.5	-	2.5	-	tCK	2
4-tck Write pre-amble enable window	tWPRE_EN_4tck	2.5	-	2.5	-	tCK	2
Final trained value of host DQS_t-DQS_c timing relative to CWL CK_t-CK_c edge	tDQsoffset	-0.5	0.5	-0.5	0.5	tCK	3
DRAM voltage/temperature drift window of first rising DQS_t pre-amble edge relative to CWL CK_t-CK_c edge	tDQSD	-0.25* tWPRE_EN_ntCK	0.25* tWPRE_EN_ntCK	-0.25* tWPRE_EN_ntCK	0.25* tWPRE_EN_ntCK	tCK	1
Host and system voltage/temperature drift window of first rising DQS_t pre-amble edge relative to CWL CK_t-CK_c edge	tDQSS	-0.25* tWPRE_EN_ntCK	0.25* tWPRE_EN_ntCK	-0.25* tWPRE_EN_ntCK	0.25* tWPRE_EN_ntCK	tCK	1

Note(s):

1. Measured relative to the write leveling feedback, after write leveling training has been completed.
2. Includes min DQS and CK timing terms TBD.
3. When measuring the tDQsoffset, tWLS/H are reflected in the tDQsoffset result.

## 4.9 Self Refresh Operation

The Self-Refresh command can be used to retain data in the DDR5 SDRAM, even if the rest of the system is powered down. When in the Self-Refresh mode, the DDR5 SDRAM retains data without external clocking. The DDR5 SDRAM device has a built-in timer to accommodate Self-Refresh operation. While in Self Refresh, the DDR5 SDRAM adjusts and updates its internal average periodic refresh interval, as needed, based on its own temperature sensor. The internal average periodic refresh interval adjustment (increasing, decreasing or staying constant) does not require any external control.

Self Refresh entry is command based (SRE), while the Self-Refresh Exit Command is defined by the transition of CS<sub>n</sub> LOW to HIGH with a defined pulse width t<sub>CSH\_SRExit</sub>, followed by three or more NOP commands (t<sub>CSL\_SRExit</sub>) to ensure DRAM stability in recognizing the exit. This is described below in more detail.

Before issuing the Self-Refresh-Entry command, the DDR5 SDRAM must be idle with all bank precharge state with t<sub>RP</sub> satisfied. 'Idle state' is defined as all banks are closed (t<sub>RP</sub>, etc. satisfied), no data bursts are in progress, and all timings from previous operations are satisfied (t<sub>MRD</sub>, t<sub>RFC</sub>, etc.). A Deselect command must be registered on the last positive clock edge before issuing Self Refresh Entry command. Once the Self Refresh Entry command is registered, Deselect commands must also be registered at the next positive clock edges until t<sub>CPDED</sub> is satisfied. After t<sub>CPDED</sub> has been satisfied, CS<sub>n</sub> must transition low. After CS<sub>n</sub> transitions low at the end of t<sub>CPDED</sub>, the CS<sub>n</sub> shall stay low until exit. The DDR5 SDRAM may switch to a CMOS based receiver to save more power and that transition should coincide with CS<sub>n</sub> going low.

When the CS<sub>n</sub> is held low, the DRAM automatically disables ODT termination and sets Hi-Z as termination state regardless RTT configuration for the duration of Self-Refresh mode. Upon exiting Self-Refresh, DRAM automatically enables ODT termination and set RTT\_PARK (for DQs) asynchronously during t<sub>XSDLL</sub> when RTT\_PARK is enabled. CA/CS/CK ODT shall revert to its strapped or its MR ODT Setting state if previously applied. During normal operation (DLL on) the DLL is automatically disabled upon entering Self-Refresh and is automatically enabled (including a DLL-Reset) upon exiting Self-Refresh.

When the DDR5 SDRAM has entered Self-Refresh mode, all of the external control signals, except CS<sub>n</sub> and RESET<sub>n</sub>, are "don't care." For proper Self-Refresh operation, all power supply and reference pins (VDD, VDDQ, VSS, VSS and VPP) must be at valid levels. DRAM internal VrefDQ and/or VrefCA generator circuitry may remain ON or turned OFF depending on DRAM design. If DRAM internal VrefDQ and/or VrefCA circuitry is turned OFF in self refresh, when DRAM exits from self refresh state, it ensures that VrefDQ and/or VrefCA and generator circuitry is powered up and stable within t<sub>XS</sub> period. First Write operation or first Write Leveling Activity may not occur earlier than t<sub>XS</sub> after exit from Self Refresh. The DRAM initiates a minimum of one Refresh command internally within t<sub>SR</sub> period once it enters Self-Refresh mode.

The clocks must stay on until t<sub>CKLCS</sub> but can be DON'T CARE after t<sub>CKLCS</sub> expires but it should be noted that shortly after t<sub>CPDED</sub>, the termination for the clocks will be off. The clock is internally disabled (in the DRAM) during Self-Refresh Operation to save power. The minimum time that the DDR5 SDRAM must remain in Self-Refresh mode is t<sub>CSL</sub>. The user may change the external clock frequency or halt the external clock t<sub>CKLCS</sub> after Self-Refresh entry is registered, however, the clock must be restarted and stable t<sub>CKSRX</sub> before the device can exit Self-Refresh operation.

The procedure for exiting Self-Refresh requires a sequence of events. Since the DRAM will switch to a CMOS based driver to save power, the DRAM will trigger Self-Refresh exit upon seeing the CS<sub>n</sub> transition from low to high and stay high for t<sub>CSH\_SRExit</sub>. t<sub>CASRX</sub> prior to CS<sub>n</sub> transitioning high, the CA bus must be driven high. Once t<sub>CSH\_SRExit</sub> is satisfied, three NOP commands must be issued, otherwise the DRAM could be put into an unknown state. The clocks must be valid for t<sub>CKSRX</sub> prior to issuing the NOP commands that completes the Self Refresh exit sequence. Once a Self-Refresh Exit is registered, the following timing delay must be satisfied:

1. Commands that do not require locked DLL:

t<sub>XS</sub> - ACT, MPC, MRW, PDE, PDX, PRE(ab, sb, pb), REF(ab, sb), RFM(ab, sb), SRE, VREFCA & WRP

2. Commands that require locked DLL:

t<sub>XS\_DLL</sub> - RD, MRR & WR


Depending on the system environment and the amount of time spent in Self-Refresh, ZQ calibration commands may be required to compensate for the voltage and temperature drift as described in "ZQ Calibration Commands". To issue ZQ calibration commands, applicable timing requirements must be satisfied.

Upon exiting Self Refresh, one additional refresh shall be issued in addition to refreshes normally scheduled. This refresh counts toward the maximum number of refreshes which may be postponed. The extra refresh consists of a single REFab command or n \* REFSb, where n is the number of banks in a bank group. If Self Refresh is to be re-entered and no regularly scheduled periodic refresh commands have been issued, a minimum of one REFab or n\*REFSb commands shall be issued prior to Self Refresh re-entry.

The exit timing from self-refresh exit to first valid command not requiring a locked DLL is t<sub>XS</sub>.

The value of t<sub>XS</sub> is (t<sub>RFC</sub>). This delay is to allow for any refreshes started by the DRAM to complete. t<sub>RFC</sub> continues to grow with


higher density devices so tXS will grow as well.



**Figure 55 — Self-Refresh Entry/Exit Timing w/ 2-Cycle exit command**

Note(s):

- 1 - While in 2N mode, tCSL\_SRExit will not be statically held low (as shown above), as it will pulse for each 2 cycle period. Refer to the 2N mode section for more details.
- 2 - Both tCSH\_SRExit and tCSL\_SRExit timings must be satisfied to guarantee DRAM operation.
- 3 - When tCSH\_SRExit,min expires, the CA bus is allowed to transition from all bits High to any valid (V) level. Prior to CS\_n being registered Low at tc+1, the CA bus must transition to NOP conforming to the CAI state of the DRAM and complying with applicable DRAM input timing parameters.



**Figure 56 — Self-Refresh Entry/Exit Timing w/ 1-Cycle exit command**

Note(s):

- 1 - While in 2N mode, tCSL\_SRExit will not be statically held low (as shown above), as it will pulse for each 2 cycle period. Refer to the 2N mode section for more details.
- 2 - Both tCSH\_SRExit and tCSL\_SRExit timings must be satisfied to guarantee DRAM operation.
- 3 - When tCSH\_SRExit,min expires, the CA bus is allowed to transition from all bits High to any valid (V) level. Prior to CS\_n being registered Low at tc+1, the CA bus must transition to NOP conforming to the CAI state of the DRAM and complying with applicable DRAM input timing parameters.

**Table 50 — Self-Refresh Timing Parameters**


Parameter	Symbol	Min	Max	Unit	Note
Command pass disable delay	tCPDED	max(5ns, 8nCK)	-	ns	
Self-Refresh CS_n low Pulse width	tCSL	10	-	ns	
Self-Refresh exit CS_n High Pulse width	tCSH_S-Rexit	13	30	ns	
Self-Refresh exit CS_n Low Pulse width	tCSL_S-Rexit	3nCK	30ns		1
Valid Clock Requirement before SRX	tCKSRX	max(3.5ns, 8tCK)	-	ns	
Valid Clock Requirement after SRE	tCKLCS	tCPDED + 1nCK	-	nCK	
Self-Refresh exit CS_n high	tCASRX	0		ns	
Exit Self-Refresh to next valid command NOT requiring a DLL	tXS	tRFC1		ns	
Exit Self-Refresh to next valid command requiring a DLL	tXS_DLL	tDLLK		ns	

Note(s):

1 - While in 2N mode, tCSL\_SRexit will not be statically held low, as it will pulse for each 2-cycle period for a min of 6nCK. Refer to the 2N mode section for more details.

### 4.9.1 Self Refresh in 2N Mode

The timing diagram below shows details for Self Refresh entry/exit in 2N Mode. Only SRX, with a pulsing CS\_n (NOP-DES-NOP-DES-NOP) during tCSL\_SRexit, to a 1-cycle command is shown, but behavior is similar for SRX to a 2-cycle command. Behavior is similar for Frequency Change during Self Refresh, with or without VREF and/or ODT changes. Pulsing CS\_n during tCSL\_SRexit is not required for Self Refresh exit (e.g. CS\_n may optionally be held low for the full tCSL\_SRexit duration).



**Figure 57 — Self-Refresh Entry/Exit Timing in 2N Mode w/ 1-Cycle exit command**

Note(s):

- Both tCSH\_SRexit and tCSL\_SRexit timings must be satisfied to guarantee DRAM operation.
- When tCSH\_SRexit,min expires, the CA bus is allowed to transition from all bits High to any valid (V) level. Prior to CS\_n being registered Low at tc+1, the CA bus must transition to NOP conforming to the CAI state of the DRAM and complying with applicable DRAM input timing parameters.

## 4.10 Power down Mode

DDR5's power down mode is new to the DDR family, as it no longer has a CKE pin to control entry and exit. Instead, the PDE/PDX move to command based, triggered by the CS\_n. Once in PD mode, the CS\_n acts effectively like the historic CKE pin, waiting for it to transition from HIGH to LOW (with its command). In PDE mode, it should be sampled on every edge.

### 4.10.1 Power-Down Entry and Exit

Power-down is entered when the command is registered. Unlike Self Refresh Mode, CS\_n will NOT be held low constantly while in Power-Down. Timing diagrams are shown in Figure 58 with details for entry and exit of Power-Down.

The DLL should be in a locked state when power-down is entered for fastest power-down exit timing. SDRAM design provides all AC and DC timing and voltage specification as well as proper DLL operation as long as DRAM controller complies with SDRAM specifications.

During Power-Down, if all banks are closed after any in-progress commands are completed, the device will be in precharge Power-Down mode; if any bank is open after in-progress commands are completed, the device will be in active Power-Down mode.

Entering power-down deactivates the input and output buffers, excluding CK\_t, CK\_c, CS\_n, RESET\_n. If CA11=L during the PDE command, CA1 and CA4 will also be excluded, allowing the appropriate NT ODT command to be passed through and decoded by the non-target SDRAM while the target SDRAM remains in power down (i.e. the SDRAM will monitor commands that utilize NT ODT via CA1 and CA4 and will not exit Power Down if a valid NT ODT command is registered). If CA11=H during the PDE command, only the PDX command, qualified by CS\_n, is legal during power down. If CA11=L during the PDE command, only NT ODT commands and PDX commands, qualified by CS\_n, are legal during power down. Refer to the command truth table for more information.

MRR NT ODT commands during Power Down are not support with Burst on the fly (OTF) modes in MR0:OP[1:0].

When power-down is entered with ODT control enabled (CA11=L) the DRAM will continue to accept NT termination commands throughout the power-down process, including entry and exit. Upon entry, during the tCPDED period, the DRAM will be switching from decoding all CA bus command bits to only decoding CA1 and CA4. During this time all CA command bits must be valid when CS\_n is asserted with the full RD or WR command, as the DRAM may still be decoding the full command. Following tCPDED, only CA1 and CA4 need be valid as the DRAM will be ignoring the others. Following the PDX command, all CA command bits must be valid for NT termination commands also, as the DRAM will be transitioning to decoding all bits. It is only the time between tCPDED completion and tXP that CA13:5, 3:2, & 0 need not be valid




Figure 58 — Power-Down Entry and Exit Mode

Note(s):

1. There is no specific PDX command. In the case of systems with register using CA1, the encoding out of the register may be inverted from a NOP type command.
2. Diagram above is shown with a valid 2-cycle command after tXP for simplicity. 1-cycle valid commands are also legal.
3. CS\_n shall be held HIGH, not toggled, during Power-Down, except Non-Target ODT command when PDE with CA11=L is asserted.

**Table 51 — Power-Down Entry Definitions**

Status of DRAM	DLL	PD Exit	Relevant Parameters
Active (A bank or more Open)	On	Fast	tXP to any valid command
Precharged (All banks Precharged)	On	Fast	tXP to any valid command.

The DLL is kept enabled during precharge power-down or active power-down. (If RESET\_n goes low during Power-Down, the DRAM will be out of PD mode and into reset state). Power-down duration is limited by 5 x tREFI1 of the device.

**Table 52 — Power Down Timing Parameters**

Parameter	Symbol	Min	Max	Unit	Note
Command pass disable delay	tCPDED	max(5ns, 8nCK)	-	ns	
Minimum Power Down Time	tPD	max(7.5ns, 8nCK)	-	ns	
Exit Power Down to next valid command	tXP	max(7.5ns, 8nCK)		ns	
Timing of ACT command to Power Down Entry command	tACTPDEN	2		nCK	1
Timing of PREab, PREsb or PREpb to Power Down Entry command	tPRPDEN	2		nCK	1
Timing of RD or RD w/AP to Power Down Entry command	tRDPDEN	RL+RBL/2+1		nCK	4
Timing of WR to Power Down Entry command	tWRPDEN	WL+WBL/2+(tWR/tCK(avg))+1		nCK	2, 4
Timing of WR w/AP to Power Down Entry command	tWRAPDEN	WL+WBL/2+WR+1		nCK	3, 4
Timing of REFab or REFSb command to Power Down Entry command	tREFPDEN	2		nCK	
Timing of MRR to command to Power Down Entry command	tMRRPDEN	RL+8+1		nCK	4
Timing of MRW command to Power Down Entry command	tMRWPDEN	tMRD(min)		nCK	
Timing of MPC command to Power Down Entry command	tMPCPDEN	tMPC_delay		nCK	5

Note(s):

- Powerdown command can be sent while operations such as row activation, precharge, auto-precharge or refresh are in progress but IDD spec will not be applied until the operations are finished.
- tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR/tCK.
- WR in clock cycles as programmed in MR6.
- RD/WR/MRR can refer to both Target command and Non-Target command when CA11=H during PDE command.
- tMPD\_delay is a valid timing parameter for all MPC commands except:
  - Enter CS training Mode, Enter CA Training Mode, PDA Enumerate ID Program Mode because Power Down Entry is not supported for these MPC commands.
  - Apply VrefCA, VrefCS and RTT\_CA/CS/CK because this MPC command requires waiting for VrefCA\_time/VREFCS\_time.

**Table 53 — Valid Command During Power Down with ODT enabled**

CA1	CA4	Command	Operation of DRAM in Power Down
L	L	Write	DRAM will enable ODT_WR_NOM
L	H	Read	DRAM will enable ODT_RD_NOM
H	L	Illegal	Illegal. CS_n will NOT be asserted to a powered down DRAM with this combination
H	H	PDX(NOP)	Exit Power Down

Note(s):

- MRR NT ODT commands during Power Down are not supported with Burst on the fly (OTF) modes in MR0:OP[1:0].

## 4.11 Input Clock Frequency Change

Once the DDR5 SDRAM is initialized, the DDR5 SDRAM requires the clock to be “stable” during almost all states of normal operation. This means that, once the clock frequency has been set and is to be in the “stable state”, the clock period is not allowed to deviate except for what is allowed for by the clock jitter and SSC (spread spectrum clocking) specifications.

The input clock frequency can be changed from one stable clock rate to another stable clock rate under Self Refresh w/Frequency Change mode. Outside Self-Refresh w/Frequency Change mode, it is illegal to change the clock frequency.

Prior to entering Self-Refresh w/ Frequency Change mode, the host must program tCCD\_L/tDLLK via MR13:OP[3:0] to the desired target frequency and configure VREFCA, RTT\_CK, RTT\_CS and RTT\_CA if needed.

Once the DDR5 SDRAM has been successfully placed into Self-Refresh w/Frequency Change mode and tCKLCS has been satisfied, the state of the clock becomes a don’t care. Once a don’t care, changing the clock frequency is permissible, provided the new clock frequency is stable prior to tCKSRX. During tCSL\_FreqChg and prior to exiting Self-Refresh, the DRAM will automatically apply the changes to tCCD\_L/tDLLK, VREFCA, RTT\_CK, RTT\_CS and RTT\_CA. When entering and exiting Self-Refresh mode for the sole purpose of changing the clock frequency, the Self-Refresh entry and exit specifications must still be met as outlined in Section 4.9 “Self-Refresh Operation”. For the new clock frequency, Mode Registers may need to be configured (to program the appropriate CL, Preambles, Write Leveling Internal Cycle Alignment, etc) prior to normal operation.

The DDR5 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade.

### 4.11.1 Frequency Change Steps


The following steps must be taken:

1. Prior to SRE command, there are several modes that must or can be configured:
  - 1a. The host MUST program tCCD\_L/tDLLK via MR13:OP[3:0] to the desired target frequency. During this stage, the values are set but not enabled.
  - 1b. The host can configure the appropriate CS/CA/CK ODT settings via Mode Register (MR32 & MR33) if new values are needed for the new target frequency. During this stage, the values are set but not enabled.
  - 1c. The host can configure the VREFCA & VREF CS via the VREFCA or VREFCS command(s). During this stage, the values are set but not enabled.
2. Enter SREF (Self Refresh Entry w/ Frequency Change) by sending the appropriate command (Similar to SRE with CA9='L').
3. After tCPDED, the CS\_n will transition low, indicating to the DRAM that the terminations are safe to turn off.
4. After tCKLCS, the clocks can be turned off.
5. Device enters Self Refresh.
6. At this time, changing the clock frequency is permissible, provided the new clock frequency is stable prior to tCKSRX
7. Exiting Self-Refresh w/Frequency Change follows the same process as normal Self-Refresh exit.
8. After tXS, any additional mode registers that are needed for the new frequency can be configured or other commands not requiring a DLL may be issued. (ACT, MPC, MRW, PDE, PDX, PRE(ab,sb,pb), REF(ab,sb), RFM(ab,sb), SRE, VREFCA & WRP)
9. After tXS\_DLL, normal operations resume and all commands are legal.

**Table 54 — Self Refresh w/Freq Change (for reference)**

Function	Abbreviation	CS	CA Pins													NOTES	
			CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CA10	CA11	CA12		CA13
Self Refresh Entry w/ Frequency Change	SREF	L	H	H	H	L	H	V	V	V	V	L	L	V	V	V	9

Note - See Command Truth Table for details



**Figure 59 — Frequency Change during Self Refresh**

Note(s):

1. While in 2N mode, tCSL\_SRExit will not be statically held low (as shown above), as it will pulse for each 2 cycle period. Refer to the 2N mode section for more details.
- 2 - Both tCSH\_SRExit and tCSL\_SRExit timings must be satisfied to guarantee DRAM operation.
3. Diagram above is shown with a valid 2-cycle command after tXS for simplicity. 1-cycle valid commands are also legal.
- 4 - When tCSH\_SRExit,min expires, the CA bus is allowed to transition from all bits High to any valid (V) level. Prior to CS\_n being registered Low at tc+1, the CA bus must transition to NOP conforming to the CAI state of the DRAM and complying with applicable DRAM input timing parameters.

**Table 55 — Self-Refresh Frequency Change Timing Parameters**

Parameter	Symbol	Min	Max	Unit	Note
<b>Self-Refresh CS_n low Pulse width with Freq Change</b>	<b>tCSL_FreqChg</b>	<b>VrefCA_time</b>	-	ns	<b>1</b>

Note(s):

- 1 - Since frequency can require VREFCA and CA/CK/CS ODT Changes, the min time is longer than the traditional tCSL when the SRE command with CA9=L is used.

## 4.12 Maximum Power Saving Mode (MPSM)

When Maximum Power Saving Mode is enabled by setting the MPSM enable (MR2:OP[3]) bit to '1' using MRW command, the device enters Maximum Power Saving Mode Idle (MPSM Idle) state. When Maximum Power Saving Mode for Device 15 is enabled by setting the Device 15 MPSM enable bit (MR2:OP[5]) to '1' using MRW command, and the device's PDA Enumerate ID (MR1 bits OP[3:0]) are equal to 15, the device enters Maximum Power Saving Mode Idle (MPSM Idle) state. Setting the Device 15 MPSM enable bit to '1' must be done after PDA device enumeration is complete. Once the DRAM is placed into the MPSM Idle state, it can stay in that state indefinitely, or it can further enter either Maximum Power Saving Mode Power Down (MPSM Power Down) state or Maximum Power Saving Mode Self Refresh (MPSM Self Refresh) state.

Data retention is not guaranteed when DRAM is in any of MPSM states. Mode register status and Soft PPR information is preserved.




Figure 60 — State diagram for Maximum Power Saving Mode

Table 56 — MPSM Configuration Options

MPSM MR2:OP[3]	Device 15 MPSM MR2:OP[5]	PDA Enumeration ID MR1:OP[3:0]	Action
1	X	X	Enter MPSM on MRW
X	1	1111	Enter MPSM on MRW
0	0	X	Exit MPSM on MRW
0	X	Not equal to 1111	Exit MPSM on MRW

### 4.12.1 MPSM Idle State

When DDR5 SDRAM is in this state, it ignores all types of commands except MRW, ODT, Power Down Entry (PDE) and Self Refresh Entry (SRE) commands. MRW, ODT, PDE and SRE commands are executed normally. DRAM shall not respond to any other command except these four command types. DLL status is same as in normal idle state. DRAM continues to drive CA ODT as programmed.

Normal command timing parameters are applied in this state, except that tREFI doesn't need to be satisfied as Refresh command doesn't need to be issued in this state.

### 4.12.2 MPSM Power Down State

MPSM Power Down state is entered by Power Down Entry command from MPSM Idle state. When DDR5 SDRAM is in this state, it responds to ODT command normally as it does in precharged power down state. DLL status is same as in normal precharged power down state.

When the Power Down Exit command is issued, the DRAM goes back to the MPSM Idle state after  $t_{XP}$ . Normal Power Down command timings are applied in this state, except the  $t_{REFI}$  requirement.

### 4.12.3 MPSM Deep Power Down State

MPSM Deep Power Down (DPD) state is entered and exited by Self Refresh Entry and Exit commands from/to MPSM Idle state. Input signal requirements to the DRAM in this state are same to those in the Self Refresh mode. DRAM shall not execute any internal Refresh operation in this state.

When the Power Down Exit command is issued, the DRAM goes back to the MPSM Idle state after  $t_{XS}$ .  $t_{XS\_DLL}$  must be met prior to issuing any commands that require a locked DLL.


Normal Self Refresh command timings are applied in this state.

### 4.12.4 MPSM command timings

The device can exit from the MPSM Idle state by programming the MPSM enable (MR2:OP[1]) bit to '0' using the MRW command. MPSM exit to the first valid command delay is  $t_{MPSMX}$ .

**Table 57 — Maximum Power Saving Mode Timing Parameters**

Symbol	Description	min	max	unit
$t_{MPSMX}$	MPSM exit to first valid command delay	$t_{MRD}$	-	ns
			-	



**Figure 61 — Maximum Power Saving Mode exit timings**

## 4.13 Refresh Operation


The Refresh command (REF) is used during normal operation of the DDR5 SDRAMs. This command is non persistent, so it must be issued each time a refresh is required. The DDR5 SDRAM requires Refresh cycles at an average periodic interval of  $t_{REFI}$ .

There are three types of refresh operations supported by DDR5 SDRAMs.

- Normal Refresh: By issuing All Bank Refresh (REFab) command in Normal Refresh mode
- Fine Granularity Refresh: By issuing All Bank Refresh (REFab) command in Fine Granularity Refresh mode
- Same Bank Refresh: By issuing Same Bank Refresh (REFsb) command in Fine Granularity Refresh mode


This section describes the details of the refresh operations and requirements for each of the refresh operation types as well as the transitions between the refresh operation types.

For Normal Refresh and Fine Granularity Refresh operations, all banks of the SDRAM must be precharged and idle for a minimum of the precharge time  $t_{RP}(\text{min})$  before the All Bank Refresh command (REFab) can be issued. The refresh addressing is generated by the internal refresh controller during the refresh cycle. The external address bus is only required to be in a valid state once this cycle has started. When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the Refresh command and the next valid command, except DES, PDE and non-Target ODT commands, must be greater than or equal to the minimum Refresh cycle time  $t_{RFC}(\text{min})$  as shown in Figure 62 and Figure 63. Note that the  $t_{RFC}$  timing parameter depends on memory density and the refresh mode setting, which can be set to Normal Refresh mode or Fine Granularity Refresh (FGR) mode.



- NOTE:** 1. Only DES or non-Target ODT commands are allowed after Refresh command is issued until  $t_{RFC1}(\text{min})$  expires.  
2. Time interval between two Refresh commands may be extended to a maximum of  $5 \times t_{REFI1}$ .

**Figure 62 — Refresh Command Timing (Example of Normal Refresh Mode)**



- NOTE:** 1. Only DES or non-Target ODT commands are allowed after Refresh command is issued until  $t_{RFC2}(\text{min})$  expires.  
2. Time interval between two Refresh commands may be extended to a maximum of  $9 \times t_{REFI2}$ .

**Figure 63 — Refresh Command Timing (Example of Fine Granularity Refresh Mode)**

### 4.13.1 Refresh Modes


The DDR5 SDRAM has two different Refresh modes with two different refresh cycle time (tRFC) settings. There is a Normal Refresh mode setting and a Fine Granularity Refresh (FGR) mode setting. The FGR mode provides a shorter refresh cycle time (tRFC2) but also requires All Bank Refresh commands (REFab) to be provided twice as often (tREFI is divided by two, i.e. tREFI2 = tREFI1/2). The Refresh mode setting is programmed by MRW command as shown in Table 58. The Refresh Modes are fixed until changed by MRW command to MR4 OP[4]. No on-the-fly Refresh mode change is supported.

**Table 58 — Mode Register definition for Refresh Mode**

MR4 OP[4]	Refresh Mode (tRFC setting)
0	Normal Refresh Mode (tRFC1)
1	Fine Granularity Refresh Mode (tRFC2)

### 4.13.2 Changing Refresh Mode

If Refresh Mode is changed by MRW, the new tREFI and tRFC parameters would be applied from the moment of the rate change. As shown in Figure 64, when an All Bank Refresh command is issued to the DRAM in Normal Refresh mode, then tRFC1 and tREFI1 are applied from the time that the command (REFab) was issued. And when an All Bank Refresh command is issued in Fine Granularity Refresh (FGR) mode, then tRFC2 and tREFI2 should be satisfied.




**NOTE:** 1. Refresh mode is Normal Refresh mode before the MRW and FGR mode after the MRW


**Figure 64 — Refresh Mode Change Command Timing**

The following conditions must be satisfied before the Refresh mode can be changed. Otherwise, data retention of DDR5 SDRAM cannot be guaranteed.


1. In the Normal Refresh mode, the REFab command must complete and tRFC1 must be satisfied before issuing the MRW command to change the Refresh Mode.
2. If performing REFab commands in the Fine Granularity Refresh mode, it is recommended that an even number of REFab commands are issued to the DDR5 SDRAM since the last change of the Refresh mode with an MRW command before the Refresh mode is changed again by another MRW command. If this condition is met, no additional Refresh commands are required upon the Refresh mode change. If this condition is not met, one extra REFab command is required to be issued to the DDR5 SDRAM upon Refresh mode change. This extra Refresh command is not counted toward the computation of the average refresh interval (tREFI). See Figure 65.
3. If performing REFsb commands in the Fine Granularity Refresh mode, it is recommended that all banks have received an even number of REFsb command since the last change of the Refresh mode with an MRW command before the Refresh mode is changed again by another MRW command, since a REFab command will reset the internal bank counter. If this condition is met, no additional refresh commands are required upon the Refresh mode change. If this condition is not met, one extra REFab command is required to be issued to the DDR5 SDRAM upon Refresh mode change. This extra Refresh commands is not counted toward the computation of the average refresh interval (tREFI). See Figure 66 for 16Gb and higher density DRAM with 4 banks in a bank group example.




**Figure 65 — Refresh Mode Change from FGR 2x to Normal 1x Command Timing**




FGR 2x, all banks received REFsb and even REF count, to Normal 1x Refresh Mode (recommended)



FGR 2x, not all banks received REFsb and odd REF count, to Normal 1x Refresh Mode



FGR 2x, all banks received REFsb but odd REF count, to Normal 1x Refresh Mode



FGR 2x, not all banks received REFsb but even REF count, to Normal 1x Refresh Mode

▨ DONT CARE    ⏏ TIME BREAK

Figure 66 — 16Gb and Higher Density DRAM Refresh Mode Change from FGR 2x REFsb to Normal 1x Command Timing

### 4.13.3 Same Bank Refresh

Same Bank Refresh command (REFsb) allows the DDR5 DRAM to apply the refresh process to a specific bank in each bank group unlike the All Bank Refresh command (REFab) which applies the refresh process to all banks in every bank group. The determination whether a Same Bank Refresh or an All Bank Refresh is executed by the DRAM depends on whether REFsb or REFab command is issued, as shown in the command truth table. The REFsb command is only allowed in FGR mode (MR4[OP4]=1).

Each Same Bank Refresh command (REFsb) increments an internal bank counter and once the bank counter equals the number of available banks in a bank group, it will reset and start over on the next subsequent REFsb. Each time the internal bank counter resets and starts over on the next subsequent REFsb, the global refresh counter will also increment. A REFsb command can be issued to any bank and in any bank order. However, every bank must have one REFsb command issued to it before any bank may be issued a subsequent REFsb command; thus, a subsequent REFsb command issued to the same bank prior to every bank receiving a REFsb command is illegal. The first REFsb command issued is the “Synchronization” REFsb command and the “Synchronization” count resets the internal bank counter to zero when either (a) every bank has received one REFsb command, (b) RESET is applied, (c) entering/exiting self refresh mode, or (d) REFab is issued. The DRAM’s global refresh counter increments when either a REFab is issued or when all banks have received their one REFsb command and the “Synchronization” count reset to zero. If a REFab command is issued when the bank counter is not zero, i.e. in the middle of same-bank refreshing, the SDRAM’s global refresh counter will not increment until the completion of REFab, effectively losing the credits for any REFsb commands issued prior to the REFab. See the 16Gb and Higher Density DRAM Bank and Refresh counter increment behavior table for details.

**Table 59 — 16Gb and Higher Density DRAM Bank and Refresh counter increment behavior**

Count #	Command	BA0	BA1	Refresh Bank #	Internal Bank Counter #	Global Refresh Counter # (Row Address #)
0	RESET, REFab or SRE/SRX command and FGR mode on (MR4[OP4]=1)				To 0	-
1	REFsb	0	0	0	0 to 1	n
2	REFsb	0	1	1	1 to 2	
3	REFsb	1	0	2	2 to 3	
4	REFsb	1	1	3	3 to 0	
5	REFsb	1	0	2	0 to 1	n+1
6	REFsb	0	0	0	1 to 2	
7	REFsb	1	1	3	2 to 3	
8	REFsb	0	1	1	3 to 0	
9	REFsb	0	0	0	0 to 1	n+2
10	REFsb	0	1	1	1 to 2	
11	REFab	V	V	0-3	To 0	
12	REFsb	1	1	3	0 to 1	
13	REFsb	0	1	1	1 to 2	n+3
14	REFsb	0	0	0	2 to 3	
15	REFsb	1	0	2	3 to 0	
16	REFab	V	V	0-3	To 0	
17	REFab	V	V	0-3	To 0	n+5
18	REFab	V	V	0-3	To 0	n+6
19	REFsb	1	1	3	0 to 1	n+7
20	REFab	V	V	0-3	To 0	
21	REFsb	1	0	2	0 to 1	
22	REFsb	0	1	1	1 to 2	
23	REFsb	0	0	0	2 to 3	n+8
24	REFsb	1	1	3	3 to 0	

The REFsb command must not be issued to the device until the following conditions are met:

- tRFC1 or tRFC2 has been satisfied after the prior 1x or 2x REFab command(s), respectively
- tRFCsb has been satisfied after the prior REFsb command
- tRP has been satisfied after the prior PRECHARGE command to that bank
- tRRD\_L has been satisfied after the prior ACTIVATE command (e.g. tRRD\_L has to be met from ACTIVATE of a different bank in the same bank group to the REFsb targeted at the same bank group)

Additional restrictions for issuing the REFsb command:

-tFAW has not been met (each REFsb counts as an ACTIVATE command for the four activate window timing restriction)

Once a REFsb is issued, the target banks (one in each Bank Group) are inaccessible during the same-bank refresh cycle time (tRFCsb); however, the other banks in each bank group are accessible and can be addressed during this same-bank refresh cycle. When the same-bank refresh cycle has completed, the banks refreshed via the REFsb will be in idle state.

After issuing REFsb command, the following conditions must be met:

-tRFCsb must be satisfied before issuing a REFab command

-tRFCsb must be satisfied before issuing an ACTIVATE command to the same bank

-tREFSBRD must be satisfied before issuing an ACTIVATE command to a different bank.

**Table 60 — Refresh command scheduling separation requirements**

Symbol	Min Delay From	To	NOTE
tRFC1	REFab	REFab	1
		ACTIVATE command to any bank	
tRFC2	REFab	REFab	2
		ACTIVATE command to any bank	
		REFsb	
tRFCsb	REFsb	REFab	2
		ACTIVATE command to same bank as REFsb	
		REFsb	
tREFSBRD	REFsb	ACTIVATE command to different bank from REFsb	2
tRRD_L	ACTIVATE	REFsb to different bank from ACTIVATE	2

NOTES:

1 - MR4(OP[4]) set to Normal Refresh mode.

2 - MR4(OP[4]) set to FGR mode. REFsb command is valid only in FGR mode.

Where  $n$  is the number of banks in a bank group, a single REFab command can be replaced with  $n$  REFsb commands for the purpose of scheduling postponed refresh commands.

#### 4.13.4 tREFI and tRFC parameters

The maximum average refresh interval (tREFI) requirement for the DDR5 SDRAM depends on the refresh mode setting (Normal or FGR), and the device's case temperature (Tcase). When the refresh mode is set to Normal Refresh mode, REFab commands are issued (tRFC1), and Tcase<=85°C, the maximum average refresh interval (tREFI1) is tREFI. When the refresh mode is set to FGR mode, REFab commands are issued (tRFC2) and Tcase<=85°C, the maximum average refresh interval (tREFI2) is tREFI/2. This same tREFI/2 interval value is also appropriate if the refresh mode is set to Normal Refresh mode and REFab commands are issued (tRFC1) but 85°C<Tcase<=95°C. Finally, if the refresh mode is set to FGR mode, REFab commands are issued (tRFC2), and 85°C<Tcase<=95°C, the maximum average refresh interval (tREFI2) is tREFI/4.

The DDR5 SDRAM includes an optional method for the host to indicate when Refresh commands are being issued at the 2x (tREFI2) refresh interval rate. The 2x Refresh Interval Rate indicator (MR4:OP[3]) alerts the DRAM if the host supports the refresh interval rate indication as part of the REF command using CA8. If enabled (MR4:OP[3]=1), the host will issue 1x REF commands with CA8=H (Tcase<=85°C), and the host will issue 2x REF commands with CA8=L (Tcase any allowable temperature). MR4:OP[3] is a Status Read/Write "SR/W" MR bit which shows DDR5 SDRAM support of this optional feature. Reading MR4:OP[3] will return a "1" if the 2x Refresh Interval Rate indicator is supported. A "0" will be returned if not supported.

tREFI is based on the 8,192 refresh commands that need to be issued within the baseline tREF=32ms refresh period on the DDR5 SDRAM.

#### 4.13.5 tREFI and tRFC parameters for 3DS devices

Typical platforms are designed with the assumption that no more than one physical rank is refreshed at the same time. In order to limit the maximum refresh current (IDD5B1) for a 3D stacked SDRAM, it will be required to stagger the refresh commands to each logical rank in a stack.

The tRFC time for a single logical rank is defined as tRFC\_slr and is specified as the same value as for a monolithic DDR5 SDRAM of equivalent density. The minimum amount of stagger between refresh commands sent to different logical ranks (tRFC\_dlr) or physical ranks (tRFC\_dpr) is specified to be approximately tRFC\_slr/3 - Table 63.

**Table 61 — tREFI parameters for REFab and REFsb Commands (including 3DS)**

Command	Refresh Mode	Symbol & Range	Expression	Value	Unit	Notes
REFab	Normal	tREFI1	0°C <= TCASE <= 85°C	tREFI	3.9	us 1,2
			85°C < TCASE <= 95°C	tREFI/2	1.95	us 1,2
REFab	Fine Granularity	tREFI2	0°C <= TCASE <= 85°C	tREFI/2	1.95	us 1,2
			85°C < TCASE <= 95°C	tREFI/4	0.975	us 1,2
REFsb	Fine Granularity	tREFIsb	0°C <= TCASE <= 85°C	tREFI/(2*n)	1.95/n	us 1,2,3
			85°C < TCASE <= 95°C	tREFI/(4*n)	0.975/n	us 1,2,3

Note(s):

- 1 - All 3D Stacked (3DS) devices follow the same requirements as the monolith die regardless of logical rank.
- 2 - 3DS specification covers up to 16Gb density. Future densities such as 24Gb or 32Gb could require different tREFI requirements.
- 3 - n is the number of banks in a bank group (eg. 8G: n=2; 16G: n=4).

**Table 62 — tRFC parameters by device density**

Refresh Operation	Symbol	8Gb	16Gb	24Gb	32Gb	Units	Notes
Normal Refresh (REFab)	tRFC1(min)	195	295	TBD	TBD	ns	
Fine Granularity Refresh (REFab)	tRFC2(min)	130	160	TBD	TBD	ns	
Same Bank Refresh (REFsb)	tRFCsb(min)	115	130	TBD	TBD	ns	

**Table 63 — 3DS tRFC parameters by logical rank density**

Refresh Operation	Symbol	8Gb	16Gb	24Gb	32Gb	Units	Notes
Normal Refresh with 3DS same logical rank	tRFC1_slr(min)	tRFC1(min)				ns	1
Fine Granularity Refresh with 3DS same logical rank	tRFC2_slr(min)	tRFC2(min)				ns	1
Same Bank Refresh with 3DS same logical rank	tRFCsb_slr(min)	tRFCsb(min)				ns	1
Normal Refresh with 3DS different logical rank	tRFC1_dlr(min)	tRFC1(min)/3				ns	
Normal Refresh with 3DS different physical rank	tRFC1_dpr(min)	tRFC1min/3				ns	2

Refresh Operation	Symbol	8Gb	16Gb	24Gb	32Gb	Units	Notes
Fine Granularity Refresh with 3DS different logical rank	tRFC2_dlr(min)	tRFC2(min)/3				ns	
Fine Granularity Refresh with 3DS different physical rank	tRFC2_dpr(min)	tRFC2min/3				ns	2
Same Bank Refresh with 3DS different logical rank	tRFCsb_dlr(min)	tRFCsb(min)/3				ns	

Note(s):

- 1 - All 3D Stacked (3DS) devices follow the same requirements as the monolith die for same logical ranks
2. Parameter applies to dual-physical-rank (36 and 40 placement) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not apply to DIMMs built with higher current capacity PMICs.

**Table 64 — Same Bank Refresh parameters**

Refresh Mode	Symbol	8Gb	16Gb	24Gb	32Gb	Units
Same Bank Refresh to ACT delay	tREFSBRD(min)	30	30	TBD	TBD	ns

**Table 65 — Same Bank Refresh parameters for 3DS 2H, 4H**


Refresh Mode	Symbol	8Gb	16Gb	24Gb	32Gb	Units
Same Bank Refresh to ACT delay SLR	tREFSBRD_slr(min)	30	30	TBD	TBD	ns
Same Bank Refresh to ACT delay DLR	tREFSBRD_dlr(min)	15	15	TBD	TBD	ns

#### 4.13.6 Refresh Operation Scheduling Flexibility


In general, a Refresh command needs to be issued to the DDR5 SDRAM regularly every  $t_{REFI}$  interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided.

In Normal Refresh mode, a maximum of 4 REFab commands can be postponed, meaning that at no point in time more than a total of 4 Refresh commands are allowed to be postponed. In case that 4 REFab commands are postponed in a row, the resulting maximum interval between the surrounding REFab commands is limited to  $5 \times t_{REFI1}$  (see Figure 67). At any given time, a maximum of 5 REFab commands can be issued within  $1 \times t_{REFI1}$  window. Self-refresh mode may be entered with a maximum of 4 REFab commands being postponed. After exiting Self-Refresh mode with one or more REFab commands postponed, additional REFab commands may be postponed to the extent that the total number of postponed REFab commands (before and after the Self-Refresh) will never exceed 4. During Self-Refresh Mode, the number of postponed REFab commands does not change.

In FGR Mode, the maximum REFab commands that may be postponed is 8, with the resulting maximum interval between the surrounding REFab commands limited to  $9 \times t_{REFI2}$  (see Figure 68). At any given time, a maximum of 9 REFab commands can be issued within  $1 \times t_{REFI2}$  window. The same maximum count of 8 applies to postponed REFab commands around self-refresh entry and exit.



**Figure 67 — Postponing Refresh Commands (Example of Normal Refresh Mode -  $t_{REFI1}$ ,  $t_{RFC1}$ )**



**Figure 68 — Postponing Refresh Commands (Example of Fine Granularity Refresh Mode -  $t_{RFC2}$ )**

### 4.13.7 Self Refresh entry and exit

DDR5 SDRAM can enter Self Refresh mode anytime in Normal Refresh and FGR mode without any restriction on the number of Refresh commands that have been issued during the mode before the Self Refresh entry. However, upon Self Refresh exit, extra Refresh command(s) may be required depending on the condition of the Self Refresh entry. The conditions and requirements for the extra Refresh command(s) are defined as follows:

1. There are no special restrictions for the Normal Refresh mode.
2. If performing REFab commands in FGR mode, it is recommended that there should be an even number of REFab commands before entry into Self Refresh since the last Self Refresh exit or MRW command that set the FGR mode. If this condition is met, no additional refresh commands are required upon Self Refresh exit. If this condition is not met, one extra REFab command is required to be issued to the DDR5 SDRAM upon Self Refresh exit. These extra Refresh commands are not counted toward the computation of the average refresh interval ( $t_{REFI2}$ ). See Figure 69.
3. If performing REFsb commands, it is recommended that all banks have received a REFsb command prior to entering Self Refresh, since entering and exiting Self Refresh will reset the internal bank counter. If this condition is met, no additional refresh commands are required upon Self Refresh exit, and REFsb commands again can be issued to any bank in any bank order. If this condition is not met, one extra REFab command or an extra REFsb command to each bank is required to be issued to the DDR5 SDRAM upon Self Refresh exit. These extra Refresh commands are not counted toward the computation of the average refresh interval (16Gb and higher density DRAM with 4 banks per bank group example:  $t_{REFI2}$  - see Figure 70).







Figure 69 — FGR 2x to SREF Command Timing




FGR 2x all banks received REFsb and even REF count, to Self Refresh (recommended)



FGR 2x not all banks received REFsb and odd REF count, to Self Refresh



FGR 2x all banks received REFsb but odd REF count, to Self Refresh



FGR 2x not all banks received REFsb but even REF count, to Self Refresh

▨ DONT CARE    ⏏ TIME BREAK

Figure 70 — 16Gb and Higher Density DRAM FGR 2x REFsb to SREF Command Timing

## 4.14 Temperature Sensor

DDR5 devices feature a temperature sensor whose status can be read. This sensor can be used to determine an appropriate refresh rate (MR4). Either the temperature sensor readout or the device TOPER may be used by the system to determine whether the refresh rate and operating temperature requirements are being met.

DDR5 devices shall monitor device temperature and update MR4 according to tTSI. Upon completion of device initialization, the device temperature status bits shall be no older than tTSI. MR4 will be updated even when device is in Self Refresh state.

When using the temperature sensor, the actual device case temperature may be higher than the TOPER specification that applies for the standard or elevated temperature ranges. For example, TCASE may be above 85°C when MR4:OP[2:0]=010<sub>B</sub>. DDR5 devices shall allow for 2°C temperature margin between the point at which the device updates the MR4 value and the point at which the controller reconfigures the system accordingly.

The four thresholds of the temperature sensor will be nominally 80°C, 85°C, 90°C and 95°C. The 2nd threshold (nominally 85°C) is used by the system to switch to 2x refresh. The 4th threshold (nominally 95°C) is used by the system to throttle activity to keep the DRAM at a safe operating temperature. The 1st threshold (nominally 80°C) allows the system to take actions which delay reaching the 2nd threshold. The 3rd threshold (nominally 90°C) allows the system to take actions which delay reaching the 4th threshold.

To ensure proper operation using the temperature sensor, applications should consider the following factors:

- TempGradient is the maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C, measured in the range of interest 80-100°C.
- ReadInterval is the time period between MR4 reads from the system.
- TempSensorInterval (tTSI) is the maximum delay between internal updates of MR4.
- SysRespDelay is the maximum time between a read of MR4 and the response by the system.

In order to determine the required frequency of polling MR4, the system shall use the maximum TempGradient and the maximum response time of the system using the following equation:

$$\text{TempGradient} \times (\text{ReadInterval} + \text{tTSI} + \text{SysRespDelay}) \leq \text{TempMargin}$$

**Table 66 — Temperature Sensor Parameters**

Parameter	Symbol	Min/Max	Value	Unit	Notes
System Temperature Gradient	TempGradient	Max	System Dependent	°C/s	
MR4 Read Interval	ReadInterval	Max	System Dependent	ms	
Temperature Sensor Interval	tTSI	Max	32	ms	
System Response Delay	SysRespDelay	Max	System Dependent	ms	
Device Temperature Margin	TempMargin	Max	2	°C	1
Temp Sensor Accuracy, 2nd threshold trip point	TempSensorAcc2	Min	78	°C	1,2
Temp Sensor Accuracy, 4th threshold trip point	TempSensorAcc4	Min	88	°C	1,2
Relative Trip Point, 2nd threshold minus 1st threshold	RelativeTrip2m1	Min/Max	Min 3 / Max 7	°C	1,3
Relative Trip Point, 3rd threshold minus 2nd threshold	RelativeTrip3m2	Min/Max	Min 3 / Max 7	°C	1,4
Relative Trip Point, 4th threshold minus 3rd threshold	RelativeTrip4m3	Min/Max	Min 3 / Max 7	°C	1,4


Note(s):

1. Verified by design and characterization, and may not be subject to production test.
2. Only the minimum (negative side) is specified for the second and fourth thresholds. The DRAM vendor is responsible for guaranteeing correct operation of 1x refresh for MR4 <= 010b, and correct operation of 2x refresh for MR4 <= 100b. This puts a vendor-specific constraint on the Temperature Sensor Accuracy on the positive side.
3. The 1st threshold is defined relative to the 2nd threshold.
4. The 3rd threshold is defined relative to the 2nd and 4th thresholds.

For example, if TempGradient is 10°C/s and the SysRespDelay is 100 ms:

$$(10^{\circ}\text{C/s}) \times (\text{ReadInterval} + 32\text{ms} + 100\text{ms}) \leq 2^{\circ}\text{C}$$

In this case, ReadInterval shall be no greater than 68 ms.



**Figure 71 — Temp Sensor Timing Diagram**

Note: MR4 encodings in the above figure are examples only and assume that MR4:OP[4]=0

#### 4.14.1 Temperature Sensor usage for 3D Stacked (3DS) Devices

In the case of 3D Stacked devices, the Refresh Rate (MR4) is related to the hottest die in the stack only.

## 4.14.2 Temperature Encoding

The DDR5 DRAM provides temperature related information to the controller via an encoding on MR4:OP[2:0]. The encodings define the proper refresh rate expected by the DRAM to maintain data integrity.

## 4.15 Multi-Purpose Command (MPC)

### 4.15.1 Introduction

DDR5-SDRAMs use the Multi-Purpose Command (MPC) to issue commands associated with interface initialization, training, and periodic calibration. The MPC command is initiated with CS<sub>n</sub>, and CA[4:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table. The MPC command has eight operands (OP[7:0]) that are decoded to execute specific commands in the SDRAM.

The MPC command uses an encoding that includes the command encoding and the opcode payload in a single clock cycle. This enables the host to extend the setup and hold for the CA signals beyond the single cycle when the chip select asserts. In addition, the MPC command will support multiple cycles of CS<sub>n</sub> assertion. The multiple cycles of CS<sub>n</sub> assertion ensures the DRAM will capture the MPC command during at least one rising CK<sub>t</sub>/CK<sub>c</sub> edge.

**Table 67 — MPC Command Definition**

Function	Abbreviation	CS <sub>n</sub>	CA Pins													NOTES	
			CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CA10	CA11	CA12		CA13
MPC	MPC	L	H	H	H	H	L	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	V/ DDPID	

Note - See Command Truth Table for details

## 4.15.2 MPC Opcodes

The following table specifies the opcode assignments for the MPC operations:

**Table 68 — MPC Command Definition for OP[7:0]**

Function	Operand	Data	Notes
Initialization and Training Modes	OP[7:0]	0000 0000 <sub>B</sub> : Exit CS Training Mode	1,2,3, 4,5,6,7, 8, 9,10, 11
		0000 0001 <sub>B</sub> : Enter CS Training Mode	
		0000 0010 <sub>B</sub> : DLL RESET	
		0000 0011 <sub>B</sub> : Enter CA Training Mode	
		0000 0100 <sub>B</sub> : ZQCal Latch	
		0000 0101 <sub>B</sub> : ZQCal Start	
		0000 0110 <sub>B</sub> : Stop DQS Interval Oscillator	
		0000 0111 <sub>B</sub> : Start DQS Interval Oscillator	
		0000 1000 <sub>B</sub> : Set 2N Command Timing	
		0000 1001 <sub>B</sub> : Set 1N Command Timing	
		0000 1010 <sub>B</sub> : Exit PDA Enumerate Programming Mode	
		0000 1011 <sub>B</sub> : Enter PDA Enumerate Programming Mode	
		0000 1100 <sub>B</sub> : Manual ECS Operation	
		0000 1101 <sub>B</sub> : RFU	
		...thru	
		0001 1110 <sub>B</sub> : RFU	
		0001 1111 <sub>B</sub> : Apply VrefCA, VrefCS and RTT_CA/CS/CK	
		0010 0xxx <sub>B</sub> : Group A RTT_CK = xxx (See MR32:OP[2:0] for encoding)	
		0010 1xxx <sub>B</sub> : Group B RTT_CK = xxx (See MR32:OP[2:0] for encoding)	
		0011 0xxx <sub>B</sub> : Group A RTT_CS = xxx (See MR32:OP[5:3] for encoding)	
		0011 1xxx <sub>B</sub> : Group B RTT_CS = xxx (See MR32:OP[5:3] for encoding)	
		0100 0xxx <sub>B</sub> : Group A RTT_CA = xxx (See MR33:OP[2:0] for encoding)	
		0100 1xxx <sub>B</sub> : Group B RTT_CA = xxx (See MR33:OP[2:0] for encoding)	
		0101 0xxx <sub>B</sub> : Set DQS_RTTPARK = xxx (See MR33:OP[5:3] for encoding)	
		0101 1xxx <sub>B</sub> : Set RTT_PARK = xxx (See MR34:OP[2:0] for encoding)	
		0110 xxxx <sub>B</sub> : PDA Enumerate ID = xxxx (See encoding table below)	
		0111 xxxx <sub>B</sub> : PDA Select ID = xxxx (See encoding table below)	
		1000 xxxx <sub>B</sub> : Configure tDLLK/tCCD_L = xxxx (See MR13:OP[3:0] for encoding)	
		All Others: Reserved	

Notes:

1. See command truth table for more information.
2. Refer to the CS Training Mode section for more information regarding CS Training Mode Entry and Exit.
3. Refer to the CA Training Mode section for more information regarding CA Training Mode Entry.
4. Refer to the ZQ Calibration section for more information regarding ZQCal Start and ZQCal Latch.
5. Refer to the DQS Interval Oscillator section for more information regarding Start DQS Interval Oscillator and Stop DQS Interval Oscillator
6. Refer to the Per DRAM Addressability section for more information regarding Enter PDA Mode and Exit PDA Mode.
7. Refer to the CA\_ODT Strap Operation section for more information regarding Group A and Group B configurations for RTT\_CA, RTT\_CS, and RTT\_CK.
8. "Apply VrefCA, VrefCS and RTT\_CA/CS/CK" applies the settings previously sent with the VrefCA or VrefCS command and "MPC Set RTT\_CA/CS/CK". Until this "MPC Apply VrefCA, VrefCS and RTT\_CA/CS/CK" command is sent, the values are in a shadow register. Any MRR to the VrefCA, VrefCS and RTT\_CA/CS/CK settings should return only the applied value. The shadow register shall retain the previously set value, so that any time the "MPC Apply VrefCA, VrefCS and RTT\_CA/CS/CK" command is sent, there is no change in the applied value unless a new VrefCA, VrefCS or RTT\_CA/CS/CK value was sent to the shadow register since the previous "MPC Apply VrefCA, VrefCS and RTT\_CA/CS/CK" command.
9. The PDA Enumerate ID and PDA Select ID opcodes include a 4-bit value, designated by xxxxB in the table. This is the value

that is programmed into the MR for these fields. The PDA Enumerate ID can only be changed while in PDA Enumerate Programming Mode.

10. For any MPC command that is associated with a Mode Register, the only way to program that Mode Register is via the MPC command. Those Mode Registers will be read only and will not support MRW.

11. MPC command "tDLLK/tCCD\_L" sets the settings to the MR13 shadow registers and applies the settings to MR13 when the DRAM encounters MPC command "DLL RESET" or SRE with CA9="L".

**Table 69 — PDA Enumerate and Select ID encoding**

MPC Function	OP[7:4]	OP[3:0]	Notes
PDA Enumerate ID	0110	0000 <sub>B</sub> : ID 0 0001 <sub>B</sub> : ID 1 0010 <sub>B</sub> : ID 2 0011 <sub>B</sub> : ID 3 0100 <sub>B</sub> : ID 4 0101 <sub>B</sub> : ID 5 0110 <sub>B</sub> : ID 6 0111 <sub>B</sub> : ID 7 1000 <sub>B</sub> : ID 8 1001 <sub>B</sub> : ID 9 1010 <sub>B</sub> : ID 10 1011 <sub>B</sub> : ID 11 1100 <sub>B</sub> : ID 12 1101 <sub>B</sub> : ID 13 1110 <sub>B</sub> : ID 14 1111 <sub>B</sub> : ID 15 - default	
PDA Select ID	0111	0000 <sub>B</sub> : ID 0 0001 <sub>B</sub> : ID 1 0010 <sub>B</sub> : ID 2 0011 <sub>B</sub> : ID 3 0100 <sub>B</sub> : ID 4 0101 <sub>B</sub> : ID 5 0110 <sub>B</sub> : ID 6 0111 <sub>B</sub> : ID 7 1000 <sub>B</sub> : ID 8 1001 <sub>B</sub> : ID 9 1010 <sub>B</sub> : ID 10 1011 <sub>B</sub> : ID 11 1100 <sub>B</sub> : ID 12 1101 <sub>B</sub> : ID 13 1110 <sub>B</sub> : ID 14 1111 <sub>B</sub> : ID 15 - This selects all devices regardless of their enumerate ID.	

### 4.15.3 MPC Command Timings

As shown in the following figure, the MPC CMD timings can be extended to any number of cycles. The CS<sub>n</sub> can also be asserted many consecutive cycles, limited by tMPC\_CS. All timings will be relative to the final rising CK<sub>t</sub>/CK<sub>c</sub> within the CS<sub>n</sub> assertion window. The min delay from when the MPC command is captured to the next valid command is specified as tMPC\_Delay. Prior to CS Training, the CA will be driven with additional setup and hold beyond the CS<sub>n</sub> assertion. For the DRAM to latch the MPC command in cases where the alignment between CS<sub>n</sub>, CA, and CK may be unknown, the CA inputs must reach the proper command state and provide at least three cycles prior to CS<sub>n</sub> transitioning from high to low, CS<sub>n</sub> must remain low for tMPC\_CS, and CA must remain in the proper command state for and provide at least three cycles after CS<sub>n</sub> transitions from low to high. This additional setup and hold is only needed when MR2:OP[2] is set to 0 (Multi-cycle MPC mode).




Figure 72 — MPC Command Timing to 1-Cycle Command

The DDR5 DRAM will support a MR setting to indicate when a multi-cycle CS<sub>n</sub> assertion may be used for the MPC, VrefCA and VrefCS commands.




Figure 73 — MPC Command Timing to 2-Cycle Command

Table 70 — MPC, VrefCA and VrefCS CS Assertion Duration

MR Address	Operating Mode	Description
MR2:OP[4]	CS Assertion Duration	<b>0<sub>B</sub></b> : Only Multiple cycles of CS assertion supported for MPC, VrefCA and VrefCS commands <b>1<sub>B</sub></b> : Only a single cycle of CS assertion supported for MPC, VrefCA and VrefCS commands

Default value for the CS Assertion Duration is 0, which allows for multi-cycle CS assertions during training. The DRAM shall support going in and out of this mode many times during the DRAM initialization and training sequence.

**Table 71 — AC parameters for MPC Command**

Symbol	Description	Min	Max	Unit	Note
tMPC_Delay	MPC to any other valid command delay	tMRD	-	nCK	
tMC_MPC_Setup	Min time between stable MPC command and first falling CS edge (SETUP)	3	-	nCK	2
tMC_MPC_Hold	Min time between first rising CS edge and stable MPC command (HOLD)	3	-	nCK	2
tMPC_CS	Time CS_n is held low to register MPC command	3.5	8	nCK	1

1 - The minimum tMPC\_CS constraint only applies when the CS Assertion Duration setting is 0. The CS Assertion Duration MR setting must be set to enable single cycle MPC commands. The earliest time to set the CS Assertion Duration MR is after CA training is complete, when MRW commands can be sent to the DRAM.

2 - This applies only to Multi-Cycle MPC commands when MR2:OP[4]=0<sub>B</sub>

**Table 72 — MPC Truth Table**

Current State	MPC Command	Next State
All Banks Idle	CSTM (Enter/Exit)	All Banks Idle
	DLL RESET	
	CATM (Enter)	
	ZQCAL (Latch/Start)	
	DQS Interval Oscillator (Start/Stop)	
	Set 1N/2N Command	
	PDA Enumerate Programming (Enter/Exit)	
	Manual ECS Operation	
	Apply VrefCA, VrefCS and RTT_CA/CS/CK	
	Configure Group A/B RTT_CA/CS/CK	
	Set DQS_RTT_PARK	
	Set RTT_PARK	
	PDA Enumerate/Select ID	
	Configure tDLLK/tCCD_L	
Active	ZQCAL (Latch/Start)	Active
	DQS Interval Oscillator (Start/Stop)	
	Set 1N/2N Command	
	Configure Group A/B RTT_CA/CS/CK	
	Configure tDLLK/tCCD_L	

## 4.16 Per DRAM Addressability (PDA)

DDR5 allows programmability of a given device on a rank. As an example, this feature can be used to program different ODT or Vref values on DRAM devices on a given rank. The Per DRAM Addressability (PDA) applies to MRW, MPC, and VrefCA commands. Some per DRAM settings will be required prior to any training of the CA and CS timings and the DQ write timings. The MPC and VrefCA command timings with extended setup/hold and multi-cycle CS assertion may be used for PDA commands if the CA and CS timings have not yet been trained.

DDR5 introduces a CA interface-only method for Per DRAM Addressability, by having a unique PDA Enumerate ID in each DRAM, and the ability to Group A PDA Select ID in all DRAMs. The unique PDA Enumerate ID requires the use of the DQ signals and a PDA Enumerate Programming Mode in the DRAM to program. Once the PDA Enumerate ID has been programmed, subsequent commands must not use the DQ signals (Legacy PDA mode) to designate which DRAM is selected for the command. The PDA Enumerate ID is a 4-bit field, and the PDA Select ID is also a 4-bit field. When the PDA Select ID is the same as the PDA Enumerate ID or when the PDA Select ID is set to the "All DRAM" code of 1111<sub>B</sub>, the DRAM will apply the MPC, MRW, or VrefCA command. There are a few MPC commands that do not use the PDA Select ID to determine if the command will be applied. Among these MPC commands that do not use the PDA Select ID are the MPC opcodes to set the PDA Enumerate ID and the opcode to set the PDA Select ID. During RESET procedure, the receive FIFO must be initialized with all ones in order to ensure that the PDA enumerate flow does not program an enumerate ID when the strobes are not toggling. The table summarizing which MPC commands are dependent on the PDA Select ID values is included below:

**Table 73 — Commands that support or don't support PDA Select ID Usage**

Command	Opcode	Uses PDA Select ID to determine when to execute command	NOTE
MRW	All	Yes	
VrefCA	All	Yes	
VrefCS	All	Yes	
MPC	(Group A and B) RTT_CA	Yes	
MPC	(Group A and B) RTT_CS	Yes	
MPC	(Group A and B) RTT_CK	Yes	
MPC	Set RTT_PARK	Yes	
MPC	Set DQS_RTT_PARK	Yes	
MPC	Apply VrefCA and RTT_CA/CS/CK	No	
MPC	Enter PDA Enumerate Programming Mode	No	
MPC	Exit PDA Enumerate Programming Mode	No	
MPC	PDA Enumerate ID	No	1
MPC	PDA Select ID	No	
MPC	All other MPC opcodes	No	

Note 1: The PDA Enumerate ID is the only command that utilizes the PDA Enumerate ID Programming mode.

The following mode register fields are associated with Per DRAM Addressable operation:

**Table 74 — PDA Mode Register Fields**

MR Address	Operating Mode	Description
MR1:OP[3:0]	PDA Enumerate ID[3:0]	<p>This is a Read Only MR field, which is only programmed through an MPC command with the PDA Enumerate ID opcode.</p> <p>xxxx<sub>B</sub> Encoding is set with MPC command with the PDA Enumerate ID opcode. This can only be set when PDA Enumerate Programming Mode is enabled and the associated DRAM's DQ0 is asserted LOW. The PDA Enumerate ID opcode includes 4 bits for this encoding.</p> <p>Default setting is 1111<sub>B</sub></p>
MR1:OP[7:4]	PDA Select ID[3:0]	<p>This is a Read Only MR field, which is only programmed through an MPC command with the PDA Select ID opcode.</p> <p>xxxx<sub>B</sub> Encoding is set with MPC command with the PDA Select ID opcode. The PDA Select ID opcode includes 4 bits for this encoding.</p> <p>1111<sub>B</sub> = all DRAMs execute MRW, MPC, and VrefCA commands</p> <p>For all other encodings, DRAMs execute MRW, MPC, and VrefCA commands only if PDA Select ID[3:0] = PDA Enumerate ID[3:0], with some exceptions for specific MPC commands that execute regardless of PDA Select ID.</p> <p>Default setting is 1111<sub>B</sub></p>

#### 4.16.1 PDA Enumerate ID Programming

- PDA Enumerate Programming Mode is enabled by sending one or more MPC command cycles with OP[7:0]=0000 1011B. Data Mask and PDA Enumerate are not supported for use at the same time. Either data mask shall be disabled or DM<sub>n</sub> driven high, while PDA Enumerate Programming Mode is enabled.
- In the PDA Enumerate Programming Mode, only the MPC command with PDA Enumerate ID opcode is qualified with DQ0 for x4/x8 and DQL0 for x16. The DRAM captures DQ0 for x4/x8 and DQL0 for x16 by using DQS<sub>c</sub> and DQS<sub>t</sub> for x4/x8 DQSL<sub>c</sub> and DQSL<sub>t</sub> for x16 signals as shown in Figure 74, when DQ is driven low after the SET PDA Enumerate ID command, and DQS starts toggling after tPDA\_DQS\_DELAY<sub>min</sub>, and stops toggling prior to tPDA\_DQS\_DELAY<sub>max</sub>, and DQ is held until after DQS stops toggling. An alternate method is shown in Figure 75 where DQ is driven low and DQS toggles continuously starting prior to the SET PDA Enumerate ID command, and remains toggling until tPDA\_DQS\_Delay(max) is satisfied, and the Exit PDA Enumerate Programming Mode command has finished. If the value on DQ0 for x4/x8 or DQL0 for x16 is 0 then the DRAM executes the MPC command to set the PDA Enumerate ID. The controller may choose to drive all the DQ bits. Only the MPC command with PDA Enumerate ID opcodes will be supported in PDA Enumerate Programming Mode, and the MPC command to exit PDA Enumerate Programming Mode does not require a DQ qualification.
- For the "don't enumerate" case where the SDRAM ignores the PDA Enumerate ID MPC command in the PDA Enumerate Programming Mode, the DQS<sub>t</sub>/DQS<sub>c</sub> and DQ signals (DQSL<sub>t</sub>/DQSL<sub>c</sub> and DQL/DQU for x16) may be high (driven or due to RTT\_PARK termination) prior to sending the MPC command to enter PDA Enumerate Programming Mode. After entering PDA Enumerate Programming Mode, the DQS and DQ signals must remain high (driven or due to RTT\_PARK termination) until exiting PDA Enumerate Programming Mode. Holding the signals high will ensure that this DRAM is never set to a PDA Enumerate ID other than the default setting of 0xFH (15). Timing diagram example shown in Figure 74.

**Table 75 — PDA Enumerate Results**

DQS_t/DQS_c for x4/x8 DQSL_t/DQSL_c for x16	DQ0 for x4/x8 DQL0 for x16	PDA Enumerate Result	Notes
Toggleing	Low - "0"	Enumerate	
Toggleing	High - "1"	Don't Enumerate	
High - "1"	Low - "0"	Unknown	1
High - "1"	High - "1"	Don't Enumerate	2
Differentially Low	Valid	Don't Enumerate	3

Note 1: DQS\_t/DQS\_c are differential signals and small amounts of noise could appear as "toggleing", resulting in "Unknown" PDA Enumerate Results".

Note 2: The expected usage case where the DQS signals are high is to have the DQs held high as well.


Note 3: "Differentially Low" is defined as DQS\_t low and DQS\_c high (DQSL\_t low and DQSL\_c high for x16)

- A complete BL16 set of strobe edges (8 rising edges and 8 falling edges) must be sent by the host within the tPDA\_DQS\_DELAY min/max range after the MPC command. The DQ value is captured during any strobe edge during the valid low duration of the target DQ. Valid low time is defined as the time between tPDA\_S and tPDA\_H. If the DRAM captures a 0 on DQ0 (or DQL0 for x16 devices) at any strobe edge in the strobe sequence, the PDA Enumerate ID command shall be executed by the DRAM. Since the write timings for the DQ bus have not been trained, the host must ensure a minimum of 16 strobe edges occurs after a period of tPDA\_DQS\_Delay(min) after the associated MPC command. The BC8 mode register setting in the DRAM is ignored while in PDA Enumerate Programming mode. The DQS assumes preamble/postamble requirements.
- Prior to when the MPC command for PDA Enumerate Programming Mode entry is sent by the host, the host must drive DQS\_t and DQS\_c differentially low, other than when the burst of 16 strobe edges is sent in association with the PDA Enumerate ID MPC command. The host must send preamble and postamble DQS\_t/DQS\_c toggles during the qualification of the PDA command. Once PDA Enumerate Programming Mode is enabled in the DRAM, the host memory controller shall wait tMPC\_Delay to the time the first PDA Enumerate ID MPC command is issued.
- In the PDA Enumerate Programming Mode, only PDA Enumerate ID MPC commands and Exit PDA Enumerate Programming Mode MPC command are allowed.
- In the PDA Enumerate Programming Mode, the default (or previously programmed) RTT\_PARK value will be applied to the DQ signals.
- The MPC PDA Enumerate ID command cycle time is defined as tPDA\_DELAY. This time is longer than the normal MPC\_Delay and must be met in order to provide the DRAM time to latch the asserted DQ and complete the write operation to the PDA Enumerate ID mode register (MR1:OP[3:0]), prior to the next MPC PDA Enumerate ID command shown in Figure 74.
- To remove the DRAM from PDA Enumerate Programming Mode, send an Exit PDA Enumerate Programming MPC command, OP[7:0]=0000 1010<sub>B</sub>. The Exit PDA Enumerate Programming Mode MPC command is never qualified by the DQ settings and is applied to all DRAMs in the rank.
- During the PDA Enumerate ID Programming mode, only one enumerate command is allowed to a device. Once the PDA Enumerate ID is programmed, any change for the PDA Enumerate ID requires DRAM to enter into PDA Enumerate ID Programming mode.

As an example, the following sequence to program the PDA Enumerate ID per device is as follows:

- Send MPC with 'Enter PDA Enumerate Programming Mode' opcode
- For (i = 0, i < MAX\_DRAMS, i++)
  - Send PDA Enumerate ID with i in the opcode (4-bit value), with device i's DQ signals low
- Send MPC with 'Exit PDA Enumerate Programming Mode' opcode


The following figure shows a timing diagram for setting the PDA Enumerate ID value for one device. In this case only one device is programmed prior to exiting PDA Enumerate Programming Mode, but many devices may be programmed prior to exiting PDA Enumerate Programming Mode.



**Figure 74 — Timing Diagram showing PDA Enumerate Programming Mode Entry, Programming of PDA Enumerate ID, and PDA Enumerate Programming Mode Exit**

Note(s)

- 1 - The diagram above assumes preamble/postamble requirements for DQS.
- 2 - The 2nd MPC command at tA+1 is assuming a multi-cycle command and the timings are adjusted to visually show separation between spacing timings such as tMPC\_Delay (which start at the end of a command cycle and end at the beginning of the next) and other timings such as tPDA\_DELAY.



**Figure 75 — PDA Enumerate Programming Mode w/Continuous DQS Toggle Timing Diagram**




Figure 76 — Timing Diagram showing “Don’t enumerate” case


### 4.16.2 PDA Select ID Operation

Once the PDA Enumerate ID's have been programmed in all the DRAMs, the execution of future MPC/MRW/VrefCA commands depend on the value of the PDA Select ID and the type of MPC command. If the PDA Select ID is set to 1111<sub>B</sub>, all DRAMs will execute the command. For all MRW commands and VrefCA commands, and some of the MPC commands (RTT\_CA/CS/CK and RTT\_PARK opcodes), the PDA Select ID will be compared to the PDA Enumerate ID to determine if the DRAM will execute the commands. For all other MPC commands (i.e. not the RTT\_CA/CS/CK and RTT\_PARK opcodes), the DRAM will execute the command regardless of the PDA Select ID value.

As an example, the following sequence could be used to program unique MR fields per device:

1. Send MPC with 'PDA Select ID' opcode, with encoding 0000 included in the opcode
2. Send MRW's for field settings specific to Device 0000. this can be any number of MRW's
3. Send MPC with 'PDA Select ID' opcode, with encoding 0001 included in the opcode
4. Send MRW's for field settings specific to Device 0001. this can be any number of MRW's
5. Repeat for any number of devices
6. Send MPC with 'PDA Select ID' opcode, with encoding 1111 included in the opcode to enable all DRAMs to execute all MRW, VrefCA, and MPC commands.

The following timing diagram shows an example sequencing of the programming of the PDA Select ID and MPC, VrefCA, or MRW commands.



**Figure 77 — Timing Diagram showing multi-cycle MPC command sequencing with PDA Enumerate & PDA Select ID**

Note(s):

1. Commands used such as VREFCA or MRW have different command spacing requirements. Please refer to those specific sections in the document for details.
2. ANY Multi-cycle MPC or VREFCA command spacing is measured from the last valid command cycle to the first following valid command cycle, while standard command spacing goes from last valid command cycle to last valid command cycle. See MRW command period diagrams for details.

The following table summarizes the electrical parameters associated with PDA Enumerate Programming Mode:

**Table 76 — PDA Parametric Timings**

Parameter	Symbol	DDR5-3200 to 4800		DDR5-5200 to 6400		Units	NOTE
		Min	Max	Min	Max		
PDA Enumerate ID Command to any other command cycle time	tPDA_DELAY	tPDA_DQS_Dela y_max+BL/ 2+19ns	-	TBD	-	ns	
Delay to rising strobe edge used for sampling DQ during PDA operation	tPDA_DQS_DELA Y	5	18	TBD	TBD	ns	1
DQ Setup Time during PDA operation	tPDA_S	3	-	TBD	-	nCK	
DQ Hold Time during PDA operation	tPDA_H	3	-	TBD	-	nCK	

Note 1: The range of tPDA\_DQS\_DELAY specifies the full range of when the minimum of 16 strobe edges can be sent by the host controller.



## 4.17 Read Training Pattern

### 4.17.1 Introduction

Training of the Memory Interface requires the ability to read a known pattern from the DRAM, prior to enabling writes into the DRAM. Due to the increased frequencies supported by DDR5, a simple repeating pattern will not be sufficient for read training. A Linear-Feedback Shift Register (LFSR) for a pattern generator will also be required. The read training pattern is accessed when the host issues an MRR command to the MR31 address, and CRC must be disabled prior to issue this command. In this case, the returned data will be a pattern instead of the contents of a mode register. The timing of the read data return is the same as for an MRR or Read command, including the operation of the strobes (DQSL\_t, DQSL\_c, DQSU\_t, DQSU\_c). The DRAM shall also support non-target ODT.

An alternate continuous burst mode is available and is configured with MRW to MR25:OP[3]=1. Once this mode is configured, any subsequent MRR (it does not need to be an explicit MRR to MR31) to that DRAM will start the pattern output and will automatically continue to output the appropriate pattern until it is stopped by either a system reset or issuing an MRW MR25:OP[3]=0 command that reverts it to the “MRR command based (Default)” mode as shown in Figure 81. Once the MR25:OP[3]=0 “MRR command based (Default)” is registered by the DRAM, it will stop all pattern traffic by tCont\_Exit. Since there is no min time for tCont\_Exit, the DRAM may stop the pattern prior to tCont\_Exit, potentially truncating any current burst pattern. To ensure that the DRAM’s state-machine doesn’t get into some meta-stability while turning off the output pattern, the host must issue a second MR25:OP[3]=0 “MRR command based (Default)” after waiting tMRR, which will then start tCont\_Exit\_delay. After tCont\_Exit\_delay has expired, any other valid command is then legal. All Read Training Patterns (modes) are supported in continuous burst mode. The host shall disable Read CRC, if enabled, prior to using continuous burst mode.

Prior to utilizing either read training pattern mode (Continuous Burst Output mode or MRR Command Based mode), the initial seed value will need to be programmed in MR26-MR30 else the power on default values will be used.

The default value for the **Read Pattern Data0/LFSR0 (MR26)** register setting is: 0x5A and the default value for the **Read Pattern Data1/LFSR1 (MR27)** register setting is: 0x3C. The **Read Pattern Invert (MR28, MR29)** register settings default to 0. The **Read LFSR Assignments (MR30)** register setting default is 0xFE.

The DRAM will not store the current LFSR state when exiting the Continuous Burst Output Mode and may clear the pattern values stored in MR26-MR30, therefore any subsequent pattern reads will require the host to reprogram the seed, pattern, inversion and LFSR assignments in MR26-MR30.

The Read Training Pattern has 2 primary supported modes of operation. One of the modes is referred to as the serial format. The second mode is LFSR mode. The LFSR mode is required due to the higher frequency bus operation for DDR5. There is a secondary mode associated with the LFSR mode, which enables the generation of a simple high frequency clock pattern instead of the LFSR pattern. The Read Training Pattern is a full BL16 pattern for each MRR command issued to the Read Training Pattern address.

Only BL16 Mode is supported by the Read Training Pattern and it should not be disturbed by an ACT command until the completion of training.

**Table 77 — Read Training Pattern Address**

MR Address	Operating Mode	Description
MR31	Read Training Pattern	This MR address is reserved. There are no specific register fields associated with this address. In response to the MRR to this address the DRAM will send the BL16 read training pattern. All 8 bits associated with this MR address are reserved.

The following table shows the MR field and encodings for the Read Training Pattern format settings.

**Table 78 — Read Training Mode Settings**

MR Address	Operating Mode	Description
MR25 OP[0]	Read Training Pattern Format	0 <sub>B</sub> : Serial 1 <sub>B</sub> : LFSR
MR25 OP[1]	LFSR0 Pattern Option	0 <sub>B</sub> : LFSR 1 <sub>B</sub> : Clock
MR25 OP[2]	LFSR1 Pattern Option	0 <sub>B</sub> : LFSR 1 <sub>B</sub> : Clock
MR25 OP[3]	Continuous Burst Mode	0 <sub>B</sub> : MRR command based (Default) 1 <sub>B</sub> : Continuous Burst Output

The default value for the **Read Training Pattern Format** register setting is: 0x0.

For Serial Read Training Pattern Format mode, the following Mode Registers are programmed with the data pattern. There are two 8-bit registers to provide a 16 UI pattern length and two 8-bit registers to provide up to x16 data width for per-DQ-lane inversion.

The LFSR mode requires an 8-bit Mode Register to program the seed for the 8-bit LFSR. The details of the LFSR polynomial and outputs are explained in the following section. The **Read Pattern Data0/LFSR0** and **Read Pattern Data1/LFSR1** registers are repurposed to program the LFSR seed when the **Read Training Pattern Format** is set to LFSR.

**Table 79 — Read Pattern Data0 / LFSR0**

MR Address	MRW OP	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR26	UI	7	6	5	4	3	2	1	0

The default value for the **Read Pattern Data0/LFSR0** register setting is: 0x5A.

**Table 80 — Read Pattern Data1 / LFSR1**

MR Address	MRW OP	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR27	UI	15	14	13	12	11	10	9	8

The default value for the **Read Pattern Data1/LFSR1** register setting is: 0x3C.

The values for the **Read Pattern Data0/LFSR0** and **Read Pattern Data1/LFSR1** registers may be restored to the default values under the following conditions:

- Self Refresh
- Power-down entry
- Exiting Continuous Burst Output Mode

If any of the above conditions occur, the Host will need to reprogram the contents of MR26 and MR27, prior to utilizing either read training pattern mode (Continuous Burst Output mode or MRR Command Based mode).

In both cases, when the **Read Training Pattern Format** is set to Serial mode or LFSR mode, the **Read Pattern Invert - Lower DQ Bits** and **Read Pattern Invert - Upper DQ Bits** settings will additionally invert the pattern, per DQ bit. The **Read Pattern Invert - Lower DQ Bits** register will apply to x4, x8, and x16 devices. The **Read Pattern Invert - Upper DQ Bits** register only applies to x16 devices, for the upper byte.

**Table 81 — Read Pattern Invert - Lower DQ Bits**

MR Address	MRW OP	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR28	DQ Invert	DQL7	DQL6	DQL5	DQL4	DQL3	DQL2	DQL1	DQL0

The default value for the **Read Pattern Invert - Lower DQ Bits** register setting is: 0x00.

**Table 82 — Read Pattern Invert - Upper DQ Bits**

MR Address	MRW OP	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR29	DQ Invert	DQU7	DQU6	DQU5	DQU4	DQU3	DQU2	DQU1	DQU0

The default value for the **Read Pattern Invert - Upper DQ Bits** register setting is: 0x00.

The values for both **Read Pattern Invert - Lower and Upper DQ Bit** registers may be restored to the default values under the following conditions:


- Self Refresh
- Power-down entry
- Exiting Continuous Burst Output Mode

If any of the above conditions occur, the Host will need to reprogram the contents of MR28 and MR29 if non-default values are desired, prior to utilizing either read training pattern mode (Continuous Burst Output mode or MRR Command Based mode).

A value of 0 in any bit location of the **Read Pattern Invert - Lower DQ Bits** or **Read Pattern Invert - Upper DQ Bits** registers will leave the pattern un-inverted for the associated DQ. A value of 1 in any bit location of the **Read Pattern Invert - Lower DQ Bits** or **Read Pattern Invert - Upper DQ Bits** registers will invert the pattern for the associated DQ.

## 4.17.2 LFSR Pattern Generation

The LFSR is an 8-bit Galois LFSR. The polynomial for the Galois LFSR is  $x^8+x^6+x^5+x^4+1$ . The figure below shows the logic to implement the LFSR. The numbered locations within the shift register show the mapping of the seed/state positions within the register. There are two instances of the same LFSR polynomial. These two instances will have unique seeds/states and supply patterns to any of the DQ outputs.



**Figure 78 — Read Training Pattern LFSR**

The seed location in the figure clarifies the mapping for the **Read Pattern Data0/LFSR0** and **Read Pattern Data1/LFSR1** mode registers relative to the LFSR logic. The LFSR output is directed to any number of the DQ outputs, depending on the LFSR assignment programming. These assignments between LFSR0 and LFSR1 to each DQ output will create a unique pattern sequence for better coverage of DQ to DQ crosstalk interactions. The LFSR assignments are programmed according to the following table:

**Table 83 — Read LFSR Assignments**

MR Address	MRW OP	LFSR Assignment	MR Setting
MR30	OP0	DQL0/DQU0	0B: Read Pattern Data0/LFSR0 1B: Read Pattern Data1/LFSR1
	OP1	DQL1/DQU1	0B: Read Pattern Data0/LFSR0 1B: Read Pattern Data1/LFSR1
	OP2	DQL2/DQU2	0B: Read Pattern Data0/LFSR0 1B: Read Pattern Data1/LFSR1
	OP3	DQL3/DQU3	0B: Read Pattern Data0/LFSR0 1B: Read Pattern Data1/LFSR1
	OP4	DQL4/DQU4	0B: Read Pattern Data0/LFSR0 1B: Read Pattern Data1/LFSR1
	OP5	DQL5/DQU5	0B: Read Pattern Data0/LFSR0 1B: Read Pattern Data1/LFSR1
	OP6	DQL6/DQU6	0B: Read Pattern Data0/LFSR0 1B: Read Pattern Data1/LFSR1
	OP7	DQL7/DQU7	0B: Read Pattern Data0/LFSR0 1B: Read Pattern Data1/LFSR1

The default value for the **Read LFSR Assignments** register setting is: 0xFE.

The values for the **Read LFSR Assignments** register may be restored to the default values under the following conditions:

- Self Refresh
- Power-down entry
- Exiting Continuous Burst Output Mode

If any of the above conditions occur, the Host will need to reprogram the contents of MR30 if non-default values are desired, prior to utilizing either read training pattern mode (Continuous Burst Output mode or MRR Command Based mode).

The LFSR output will change at the UI frequency, producing a new output value on every UI. The LFSR will only change state to support the read data after the MRR to the specific (MR31) Read Training Pattern address. When there are no MRR accesses to the (MR31) Read Training Pattern address, the LFSR will retain its previous state (from the end of the previous Read Training Pattern MRR access completion). Therefore, the full state space of the LFSR may be traversed through a series of 16 MRR commands, each of which accesses 16 UI's of LFSR output. The BL for the LFSR data will always be BL16. The state of the LFSR can also be changed by sending a new MRW command to reset the LFSR0 and LFSR1 seed mode registers (MR26 and MR27) or through the reset conditions listed for those registers. A setting of 0x00 in either of the LFSR seed registers (MR26 and MR27) will not produce a pattern with any transitions to 1. When set to this value the LFSR will produce a constant 0 pattern.

When the **LFSR0 Pattern Option** MR25:OP[1] is set to 1, the pattern that is supplied by the DRAM is a high frequency clock pattern, instead of the LFSR. This clock pattern is sent only to the DQ signals that have a setting of 0 in the corresponding DQ Opcode location in the **Read LFSR Assignments register**. The first UI of the pattern will have a value of 0. The second UI will have a value of 1, and this will continue to toggle for each subsequent UI.

When the **LFSR1 Pattern Option** MR25:OP[2] is set to 1, the pattern that is supplied by the DRAM is a high frequency clock pattern, instead of the LFSR. This clock pattern is sent only to the DQ signals that have a setting of 1 in the corresponding DQ Opcode location in the **Read LFSR Assignments register**. The first UI of the pattern will have a value of 0. The second UI will have a value of 1, and this will continue to toggle for each subsequent UI.

The state of the LFSR will not change when an MRR to MR31 occurs if the associated **LFSR Pattern Option** is set to 1 in MR25[1] for LFSR0 or MR25[2] for LFSR1, designating the clock pattern. The state of both LFSR0 and LFSR1 will also not change when an MRR to MR31 occurs if the serial mode is selected by setting MR25[0] = 0. The **Read LFSR Assignments** settings have no impact on whether or not the LFSR state progresses with each MRR to MR31. Only the **Read Training Pattern Format** and **LFSR Pattern Option** settings determine whether the LFSR is actively computing next states.

### 4.17.3 Read Training Pattern Examples

The following table shows the bit sequence of the Read Training Pattern, for the following programming:

Read Training Pattern Format = 0 (Serial)

LFSR0 Pattern Option = 0 (These are don't cares when in Serial Read Training Pattern Format)

LFSR1 Pattern Option = 0 (These are don't cares when in Serial Read Training Pattern Format)

Read Pattern Data0/LFSR0 = 0x1C

Read Pattern Data1/LFSR1 = 0x59

Read Pattern Invert - Lower DQ Bits = 0x55

Read Pattern Invert - Upper DQ Bits = 0x55

**Table 84 — Serial Bit Sequence Example**

Pin	Invert	Bit Sequence															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DQL0	1 (Yes)	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQL1	0 (No)	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQL2	1 (Yes)	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQL3	0 (No)	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQL4	1 (Yes)	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQL5	0 (No)	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQL6	1 (Yes)	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQL7	0 (No)	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQU0	1 (Yes)	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQU1	0 (No)	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQU2	1 (Yes)	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQU3	0 (No)	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQU4	1 (Yes)	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQU5	0 (No)	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQU6	1 (Yes)	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQU7	0 (No)	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0

The following table shows the bit sequence of the Read Training Pattern, for the following programming:  
 Read Training Pattern Format = 1 (LFSR)  
 LFSR0 Pattern Option = 0  
 LFSR1 Pattern Option = 0  
 Read Pattern Data0/LFSR0 = 0x5A  
 Read Pattern Data1/LFSR1 = 0x3C  
 Read LFSR Assignments = 0xFE  
 Read Pattern Invert - Lower DQ Bits = 0x00  
 Read Pattern Invert - Upper DQ Bits = 0xFF

**Table 85 — LFSR Bit Sequence Example**

Pin	Invert	LFSR	Bit Sequence															
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DQL0	0 (No)	0	0	0	1	1	0	0	0	0	0	0	1	1	1	0	1	0
DQL1	0 (No)	1	0	1	1	1	1	0	1	1	0	1	1	1	1	1	0	0
DQL2	0 (No)	1	0	1	1	1	1	0	1	1	0	1	1	1	1	1	0	0
DQL3	0 (No)	1	0	1	1	1	1	0	1	1	0	1	1	1	1	1	0	0
DQL4	0 (No)	1	0	1	1	1	1	0	1	1	0	1	1	1	1	1	0	0
DQL5	0 (No)	1	0	1	1	1	1	0	1	1	0	1	1	1	1	1	0	0
DQL6	0 (No)	1	0	1	1	1	1	0	1	1	0	1	1	1	1	1	0	0
DQL7	0 (No)	1	0	1	1	1	1	0	1	1	0	1	1	1	1	1	0	0
DQU0	1 (Yes)	0	1	1	0	0	1	1	1	1	1	1	0	0	0	1	0	1
DQU1	1 (Yes)	1	1	0	0	0	0	1	0	0	1	0	0	0	0	0	1	1
DQU2	1 (Yes)	1	1	0	0	0	0	1	0	0	1	0	0	0	0	0	1	1
DQU3	1 (Yes)	1	1	0	0	0	0	1	0	0	1	0	0	0	0	0	1	1
DQU4	1 (Yes)	1	1	0	0	0	0	1	0	0	1	0	0	0	0	0	1	1
DQU5	1 (Yes)	1	1	0	0	0	0	1	0	0	1	0	0	0	0	0	1	1
DQU6	1 (Yes)	1	1	0	0	0	0	1	0	0	1	0	0	0	0	0	1	1
DQU7	1 (Yes)	1	1	0	0	0	0	1	0	0	1	0	0	0	0	0	1	1

The following table shows the bit sequence of the Read Training Pattern, for the following programming:  
 Read Training Pattern Format = 1 (LFSR)  
 LFSR0 Pattern Option = 0  
 LFSR1 Pattern Option = 1 (Clock Pattern Option)  
 Read Pattern Data0/LFSR0 = 0x00 (When the LFSR seed is set to 0, this produces a constant 0 pattern)  
 Read Pattern Data1/LFSR1 = 0x3C (This value is a don't care when LFSR1 Pattern Option = 1)  
 Read LFSR Assignments = 0x04  
 Read Pattern Invert - Lower DQ Bits = 0xFB  
 Read Pattern Invert - Upper DQ Bits = 0xFB


**Table 86 — LFSR Bit Sequence Example**

Pin	Invert	LFSR	Bit Sequence															
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DQL0	1 (Yes)	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DQL1	1 (Yes)	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DQL2	0 (No)	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
DQL3	1 (Yes)	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DQL4	1 (Yes)	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DQL5	1 (Yes)	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DQL6	1 (Yes)	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DQL7	1 (Yes)	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DQU0	1 (Yes)	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DQU1	1 (Yes)	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DQU2	0 (No)	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
DQU3	1 (Yes)	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DQU4	1 (Yes)	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DQU5	1 (Yes)	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DQU6	1 (Yes)	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DQU7	1 (Yes)	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

### 4.17.4 Read Training Pattern Timing Diagrams

The timing of the data return and strobe sequence should match that of a Read operation. The timing of the Read Training Pattern will be similar to the MRR operation, with the exception that the MRR to the address that invokes the Read Training Pattern will be a full BL16 pattern. The timing between MRR commands to access the Read Training Pattern is defined as  $t_{MRR\_p}$ , which supports back to back data patterns. This is faster than a normal MRR to MRR condition which is defined as  $t_{MRR}$ .


The following timing diagram shows the general timing sequence for an MRR that accesses the Read Training Pattern:



Note - The Read Training Pattern shall align to the DDR5 preamble timings.


**Figure 79 — Timing Diagram for Read Training Pattern**

The Read Training Pattern must also support back to back traffic, for any number of MRR commands sequenced every 8 tCK. The following timing diagram shows a back to back pattern example:



Note - The Read Training Pattern shall align to the DDR5 preamble timings.

**Figure 80 — Timing Diagram for Back to Back Read Training Patterns**



Note - The Read Training Pattern shall align to the DDR5 preamble timings and will exit after the MRW (Continuous Exit encoding) has been received but before  $t_{Cont\_Exit}$  has expired. During  $t_{Cont\_Exit}$ , the data output may not follow the read pattern data.

Figure 81 — Timing Diagram for Continuous Burst Mode Read Training Patterns

Table 87 — Timing parameters for Read Training Patterns

Parameter	Symbol	Min	Max	Units	Notes
Registration of MRW Continuous Burst Mode Exit to next valid command delay	tCont_Exit_Delay	-	tCont_Exit+tMRW	ns	
Registration of MRW Continuous Burst Mode Exit to end of training mode	tCont_Exit	-	$\frac{RL+BL}{2}+10nCK$	ns	

## 4.18 Read Preamble Training Mode

### 4.18.1 Introduction

Read preamble training supports read leveling of the host receiver timings. This mode supports MRR transactions that access the Read Training Pattern, and cannot be used during any other data transactions. Just like Read Training Pattern, Read Preamble Training needs to be entered with CRC disabled. Read preamble training changes the read strobe behavior such that the strobes are always driven by the DRAM, and only toggle during a 1tCK preamble plus the actual burst of the read data. There is no toggle during postamble time. This mode enables the host to detect the timing of when the first data and associated strobe is returned after a read command.

### 4.18.2 Entry and Exit for Preamble Training Mode

The DRAM enters Read Preamble Training Mode by setting MR2:OP[0] = 1. Read Preamble Training Mode is exited by setting MR2:OP[0] = 0. Read Preamble Training should not be disturbed by an ACT command until the completion of the training.

**Table 88 — MR2 Register Information - for Reference only - See Mode Register Section for details**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Internal Write Timing	RFU	Device 15 MPSM	CS Assertion Duration (MPC)	Max Power Saving Mode (MPSM)	2N Mode	Write Leveling Training	Read Preamble Training

Function	Register Type	Operand	Data	Notes
Read Preamble Training	R/W	OP[0]	0 <sub>B</sub> : Normal Mode (Default) 1 <sub>B</sub> : Read Preamble Training	


### 4.18.3 Preamble Training Mode Operation

Once the DRAM is placed in Read Preamble Training Mode, the only data transactions supported are MRR commands. All non-data commands, such as MRW, are still supported in this mode. Once READ Preamble Training is enabled, the device will drive DQS<sub>t</sub> LOW and DQS<sub>c</sub> HIGH within tSDOn and remain at these levels until an MRR command is issued.

During read preamble training, a 1 tCK preamble will be used instead of the programmed DQS preamble setting. Once the MRR command is issued, the device will drive DQS<sub>t</sub>/DQS<sub>c</sub> after CL-tRPRE (where tRPRE=1CK), like a normal READ burst with the Read DQS Offset setting programmed in MR40 applied. In response to the MRR to the designated Read Training Pattern Address, the device must also drive the DQ pattern as per the Read Pattern configuration while in this mode. The MRR commands may be sequenced to enable back to back bursts on the DQ bus.

Read preamble training mode is exited within tSDOff after setting MR2:OP[0].

The following figure shows the timing for the strobe driven differential low after Read Preamble Training Mode is enabled, and also shows the strobe timings including a 1tCK Preamble, after an MRR command to access the Read Training Pattern:



**Figure 82 — Timing Diagram for Read Preamble Training Mode Entry, Read Training Pattern Access and Read Preamble Training Mode Exit**

**Table 89 — Timing parameters for Preamble Training Mode**

Parameter	Symbol	Min	Max
Delay from MRW Command to DQS Driven	tSDOn	-	Max(12nCK, 20ns)
Delay from MRW Command to DQS Disabled	tSDOff	-	Max(12nCK, 20ns)

## 4.19 CA Training Mode (CATM)

### 4.19.1 Introduction

The CA Training Mode is a method to facilitate the loopback of a logical combination of the sampled CA[13:0] signals. In this mode, the CK is running, and the CS\_n qualifies when the CK samples the CA signals. A loopback equation that includes all the CA signals results in an output value that is sent asynchronously on the DQ signals back to the host memory controller. The host timings between CS\_n, CK, and CA[13:0] signals can then be optimized for proper alignment. When the DRAM is in this mode, no functional commands are executed in the DRAM. The functional command interface is restored only after exiting this mode, which requires a CS\_n assertion of two or more consecutive tCK. Prior to entering the CA Training Mode, the CS\_n signal must be aligned to the CK to meet the CS\_n to CK timing specifications. This assumes that CS Training has been completed to determine the correct CS\_n timings on the host.

### 4.19.2 Entry and Exit for CA Training Mode

The CA Training Mode is enabled through an MPC command, with the opcode designated for CA Training Mode Entry. Once this MPC command has executed no other commands will be interpreted by the DRAM. Only the sampling of the CA signals, evaluation of the XOR result, and loop back to the DQ's will occur. While in CA Training Mode, the CS\_n signal will only assert for a single tCK at a time. The maximum sampling rate on the CA signals will be every 4tCK.

The CA Training Mode is disabled by asserting CS\_n for 2 or more cycles in a row, while sending a NOP command on the CA bus.

### 4.19.3 CA Training Mode (CATM) Operation

In CA Training Mode, the CA values are sampled in the same way as for functional operation, where the CS\_n qualifies which cycle the sampling occurs, and the sample is captured by the rising CK edge. Unlike functional operation, there is no concept of multiple cycle commands in CA Training Mode. Sampling of the CA signals ONLY occurs when CS\_n is asserted. Once the CA signals are sampled, the values are XOR'd to produce an output value. This output value is driven on all the DQ pins, as a pseudo-static value. These output values will be held until the next sample is captured on the CA bus, according to the CS\_n assertion.

During CA Training Mode the CA ODT is enabled as for functional operation. The VrefCA is Group According to the functional setting. The timing requirements for the CA bus, CK\_t, CK\_c, and CS\_n are the same as for functional operation.

The delay from when the CA signals are sampled during the CS\_n assertion and when the output of the XOR computation is driven on the DQ pins is specified as t<sub>CATM\_Valid</sub>, as shown in the following figure. CS\_n shall be asserted every 4tCK or with greater than 4tCK separation between assertions, and thus the CA XOR output shall transition every 4tCK or greater. The following figure demonstrates an example where two CS\_n assertions occur with a separation of 4tCK. The DRAM will exit CA Training Mode when the CS\_n is asserted for 2 or more consecutive cycles but limited to 8 cycles.




Figure 83 — Timing Diagram for CA Training Mode

Note(s):

**Table 90 — AC parameters for CA Training Mode**

Symbol	Description	Min	Max	Unit	Note
tCATM_Entry	Registration of CATM entry command to start of training samples time	20	-	ns	
tCATM_Exit	Registration of CATM exit CS_n assertion to end of training mode. This is when DQ is no longer driven by the DRAM	-	14	ns	
tCATM_Exit_Delay	Registration of CATM exit to next valid command delay	20	-	ns	
tCATM_Valid	Time from sample evaluation to output on DQ bus	-	20	ns	
tCATM_DQ_Window	Time output is available on DQ Bus	2	-	nCK	1
tCATM_CS_Exit	CS_n assertion duration to exit CATM	2	8	nCK	

Note(s):

1. This timing parameter is applied to each DQ independently, not all-DQs valid window perspective.

#### 4.19.3.1 CA Loopback Equations

The CATM Output is computed based on the CS\_n assertion and the values of the CA inputs. The following table clarifies the output computation.

**Table 91 — CA Training Mode Output**

CS_n	CATM Output
0	$\text{XOR}(\text{CA}[13:0])^1$
1	Hold previous value

1. The XOR function occurs after mirroring/inversion recovery, and only includes signals supported on the DRAM, i.e. may not include CA[13], depending on density (including stacking). If CA[13] is not needed for the DRAM's density, the logical value shall be considered 0 for the XOR computation, though as indicated in the pin description table for MIR, the ball location associated with CA13's logical input (which switches with CA12) shall be connected to VDDQ.

#### 4.19.3.2 Output equations

The following table shows which signals will transmit the output of the CA Training Mode loopback equation. These values are driven asynchronously as pseudo-static values, updating with a new output at a time  $t_{\text{CATM\_Valid}}$  after each CS\_n assertion.

**Table 92 — Output Equations per Interface Width**

Output	X16	X8	X4
DQ0	CATM Output	CATM Output	CATM Output
DQ1	CATM Output	CATM Output	CATM Output
DQ2	CATM Output	CATM Output	CATM Output
DQ3	CATM Output	CATM Output	CATM Output
DQ4	CATM Output	CATM Output	
DQ5	CATM Output	CATM Output	
DQ6	CATM Output	CATM Output	
DQ7	CATM Output	CATM Output	
DML			
TDQS_c			
DQSL_t			
DQSL_c			
DQ8	CATM Output		
DQ9	CATM Output		

DQ10	CATM Output		
DQ11	CATM Output		
DQ12	CATM Output		
DQ13	CATM Output		
DQ14	CATM Output		
DQ15	CATM Output		
DMU			
DQSU_t			
DQSU_c			

## 4.20 CS Training Mode (CSTM)

### 4.20.1 Introduction

The CS Training Mode is a method to facilitate the loopback of a sampled sequence of the CS<sub>n</sub> signal. In this mode, the CK is running, and the CA signals are held in a NOP command encoding state. Once this mode is enabled and the DRAM devices are selected to actively sample and drive feedback, The DRAM will sample the CS<sub>n</sub> signal on the rising edge of CK. Every set of four CK rising edge samples will be included in a logical computation to determine the CSTM Output result that is sent back to the host on the DQ bus. Once sampling begins, the DRAM must maintain the consecutive grouping of the samples every 4 tCK. When the CS<sub>n</sub> Sample[0] and Sample[2] results in a logic 0 and the CS<sub>n</sub> Sample[1] and Sample[3] results in a logic 1, the DRAM will drive a 0 on all the DQ signals. There is no requirement to drive any strobes, and the output signal could transition as often as every 4 tCK.

### 4.20.2 Entry and Exit for CS Training Mode

The CS Training Mode is enabled when the host sends an MPC command with the opcode for CS Training Mode Entry. Since CS Training must occur prior to establishing alignment between CK and CS<sub>n</sub> signals, the MPC command extends beyond multiple tCK cycles, during which the CS<sub>n</sub> signal is asserted. When the DRAM is in this mode, commands are still actively processed. The only commands that should be sent by the host memory controller while CS Training Mode is enabled are the NOP command and the MPC to exit CS Training Mode. Any other command may produce unreliable results. Once the DRAM has CS Training Mode enabled, the DRAM begins sampling on every rising CK edge, with the 4-sample groups looping consecutively. Depending on the value of the samples, the DQ signals are driven high or low. Prior to entering CS Training Mode, the DQ signals are not driven by the DRAM and are terminated according to the default RTT\_PARK setting. After CS Training Mode is enabled, the DQ signal will begin driving the output values based on the CS Training Mode samples. Once the DQ signals are driven by the DRAM, RTT\_PARK termination will no longer be applied, similar to a READ operation.

To exit CS Training Mode, an MPC command must be sent to disable CS Training Mode. Since the timing relationship between CS<sub>n</sub> and CK is understood when exiting CS Training Mode, the host can either send a multi-cycle CS<sub>n</sub> assertion during the MPC command or a single tCK assertion.

### 4.20.3 CS Training Mode (CSTM) Operation

In CS Training Mode, the CS<sub>n</sub> values are sampled on all CK rising edges. Each group of 4 consecutive samples is evaluated in pairs, and then the two pairs are combined with a logical OR prior to sending to the DQ output. The samples evaluation to determine the output is as follows:

**Table 93 — Sample Evaluation for Intermediate Output[0]**

Output[0]	CS <sub>n</sub> Sample[0]	CS <sub>n</sub> Sample[1]
1	0	0
0	0	1
1	1	0
1	1	1

**Table 94 — Sample Evaluation for Intermediate Output[1]**

Output[1]	CS <sub>n</sub> Sample[2]	CS <sub>n</sub> Sample[3]
1	0	0
0	0	1
1	1	0
1	1	1


**Table 95 — Sample Evaluation for final CSTM Output**

CSTM Output*	Output[0]	Output[1]
0	0	0
1	0	1
1	1	0
1	1	1

\*When there is no change on the CSTM Output from previous evaluation, DQ shall continue to drive same value continuously with no switching on the bus.


During CS Training Mode the CA ODT is enabled as for functional operation. The VrefCA is Group According to the functional setting (through the VrefCA Command).

The delay from when the CS\_n signals are sampled during the fourth CK rising edge (Sample[3]) to when the output of the sample evaluation is driven to a stable value on the DQ pins is specified as tCSTM\_Valid, as shown in the following figure. The details of the tCSTM\_entry, tCSTM\_exit, and tCSTM\_DQ\_Window are also illustrated.



**Figure 84 — Timing Diagram for CS Training Mode with Consecutive Output Samples = 0**

The following figure illustrates an example where the DQ Output switches from a logic 0 to a logic 1 value, demonstrating the minimum tCSTM\_DQ\_Window:




**Figure 85 — Timing Diagram for CS Training Mode with Output Sample Toggle**

Note 1 - See MPC Command for details on Setup, Hold and command register time.

Note 2 - The CA bus must meet setup and hold times on any clock where it is possible that CS\_n might be sampled low while in CS training mode.

When host trains CS\_n timing for DDR5 by using CSTM, CS\_n sampling timing for each DRAM could be different from each other because the variation of internal timing is different for each DRAM. Therefore, even though the CS setup/hold time is appropriate for each DRAM, 4-tCK CS\_n sampling window which may have different starting points could appear differently as shown in Figure 86. Host should train CS\_n timing based on asserting every edge of CS\_n to cover multiple DRAMs without exiting CSTM.



**Figure 86 — Timing Diagram for CS Training Mode with Multiple DRAMs Output Sample Toggle**

Note 1 - See MPC Command for details on Setup, Hold and command register time.

**Table 96 — AC parameters for CS Training Mode**

Symbol	Description	Min	Max	Unit	Note
tCSTM_Entry	Registration of CSTM entry command to start of training samples time	20	-	ns	
tCSTM_Min_to_MPC_exit	Min time between last CS_n pulse and first pulse of MPC Command to exit CSTM	4	-	nCK	
tCSTM_Exit	Registration of CSTM exit command to end of training mode	-	20	ns	
tCSTM_Valid	Time from sample evaluation to output on DQ bus	-	20	ns	
tCSTM_DQ_Window	Time output is available on DQ Bus	2	-	nCK	1
tCSTM_Exit_Delay	Registration of CATM exit to next valid command delay	20	-	ns	

Note(s):

1. This timing parameter is applied to each DQ independently, not all-DQs valid window perspective.

### 4.20.3.1 Output signals

The following table shows which signals will transmit the output of the CS Training Mode loopback sample evaluation. These values are driven asynchronously, but may switch as often as every 4tCK.

**Table 97 — CS Sampled Output per Interface Width**

Output	X16	X8	X4
DQ0	CSTM Output	CSTM Output	CSTM Output
DQ1	CSTM Output	CSTM Output	CSTM Output
DQ2	CSTM Output	CSTM Output	CSTM Output
DQ3	CSTM Output	CSTM Output	CSTM Output
DQ4	CSTM Output	CSTM Output	
DQ5	CSTM Output	CSTM Output	
DQ6	CSTM Output	CSTM Output	
DQ7	CSTM Output	CSTM Output	
DML			
TDQS_c			
DQSL_t			
DQSL_c			
DQ8	CSTM Output		
DQ9	CSTM Output		
DQ10	CSTM Output		
DQ11	CSTM Output		
DQ12	CSTM Output		
DQ13	CSTM Output		
DQ14	CSTM Output		
DQ15	CSTM Output		
DMU			
DQSU_t			
DQSU_c			

## 4.21 Write Leveling Training Mode

### 4.21.1 Introduction

The DDR5 memory module adopted fly-by topology for the commands, addresses, control signals, and clocks. The fly-by topology has benefits from reducing number of stubs and their length, but it also causes flight time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the memory controller to set the timings of the WRITE DQS<sub>t</sub> - DQS<sub>c</sub> signaling according to the Write Latency timing specification at the DRAM. Therefore, the DDR5 SDRAM supports a 'write leveling' feature to allow the controller to compensate for channel skew. The DDR5 Write Leveling Training also allows for an unmatched path between CK and DQS within the DRAM, and thus supports an internal Write Leveling Training flow to account for the difference in internal delays. The DDR5 DRAM also provides a programmable timing in its write logic, controlled by the Write Leveling Internal Cycle Alignment mode register, which provides a means for improved performance of the device's receiver. The proper setting of this register shall be determined by the memory controller, either as described in the sections below, or by some other means. This delay setting is specific to each DRAM, its Write Preamble setting, and the operating frequency being used. Once the proper setting has been determined for a given DRAM, Write preamble setting, and operating frequency, that setting may be subsequently restored to the DRAM after reset, power-cycle, or return to a previously used operating frequency.

The memory controller can use the 'write leveling' feature and feedback from the DDR5 DRAM to adjust the DQS<sub>t</sub> - DQS<sub>c</sub> to align to the phase and cycle that corresponds to the Write Latency delay after the WRITE command. The memory controller involved in the leveling must have adjustable delay setting on DQS<sub>t</sub> - DQS<sub>c</sub> to align the rising edge of DQS<sub>t</sub> - DQS<sub>c</sub> with the timing at the receiver that is the pin-level Write Latency (external Write Leveling Training) or the internal DRAM Write Latency (internal Write Leveling Training) timing point. The internal DRAM Write Latency timing point may be skewed from the pin-level Write Latency timing point. The host will minimize this skew (tDQSoffset) through the Write Leveling Training flow.

Since the system and DIMM delays vary, the DRAM will support the ability for the host to align the DQS<sub>t</sub>-DQS<sub>c</sub> timings with a pin-level Write Latency CK<sub>t</sub>-CK<sub>c</sub> edge. This alignment is referred to as External Write Leveling. Once the DQS<sub>t</sub>-DQS<sub>c</sub> host timings are aligned at the DRAM Write Latency timing, the internal DRAM timings are optimized for lowest power and internal delay. This is accomplished when the host enables the Internal Write Timing setting. In order to compensate for the difference in delay, the host will execute an internal Write Leveling Training sequence, which includes sweeping the Write Leveling Internal Cycle Alignment and then finalizing the DQS<sub>t</sub>-DQS<sub>c</sub> phase and offset. During Write Leveling Training (both External and Internal), the DQS<sub>t</sub>-DQS<sub>c</sub> pattern should include the full preamble and only the first toggle of the normal data burst sequence.

While in Write Leveling Training Mode (both External and Internal), the DRAM will sample the Internal Write Leveling Pulse with the last rising DQS<sub>t</sub> - DQS<sub>c</sub> edge sent by the host and feed back the result of this sample on the DQ bus.

While in Write Leveling Mode (both External and Internal), the DRAM asynchronously feeds back the internal Write Leveling pulse, sampled with the last rising edge of DQS<sub>t</sub> - DQS<sub>c</sub> (first rising edge after the preamble), through the DQ bus. Optionally, the DRAM could sample the Internal Write Leveling Pulse on every rising edge, but the host will only use the final rising edge sample feedback on the DQ bus. The internal Write Leveling pulse is generated in response to a WRITE command, and held statically low otherwise. The controller repeatedly delays DQS<sub>t</sub> - DQS<sub>c</sub>, sends a WRITE command, and monitors the DQ feedback until a transition from 0 to 1 is detected.

During Internal Write Leveling Training flows, the host will apply an offset to the starting point or the final setting of the DQS<sub>t</sub> - DQS<sub>c</sub> signals. The offsets are referred to as WL\_ADJ\_start and WL\_ADJ\_end. This will minimize the tDQSoffset variation across different DRAM devices. The WL\_ADJ\_start and WL\_ADJ\_end values depend on the tWPRE setting.

When External and Internal Write Leveling Training flows are complete and the final WL\_ADJ\_end offset has been applied to the DQS<sub>t</sub> - DQS<sub>c</sub> timings, the DQS<sub>t</sub> - DQS<sub>c</sub> is phase aligned and cycle aligned for write operations. During the training sequence the DRAM in Write Leveling training mode will apply ODT to the strobes in the same way as for functional operation. All non-target ranks (which will not be in Write Leveling Training Mode) will apply ODT as defined for functional operation. Prior to executing the DDR5 Write Leveling Training Flow, the DRAM tWPRE value must be configured to the functional operation setting.

Note: DQS ODT is based on a DQS PARK Mode and is not enabled and disabled with DQ ODT timings.

## 4.21.2 Write Leveling Mode Registers

The MR fields for Write Leveling Training, Internal Write Timing, and Write Leveling Internal Cycle Alignment are listed below. To enter Write Leveling Training Mode, program MR2 OP[1]=1, to exit the mode program MR2 OP[1]=0. Write Leveling Internal cycle alignment offers two nibbles to control the upper and lower bytes. The lower byte WL internal Cycle alignment is intended for x4, x8 and x16 configurations while the upper byte is only for x16 configurations. The Internal Write Timing, once enabled, shall remain enabled through the Internal Write Leveling Training flow and for functional operation. The host is responsible for incrementing the Write Leveling Internal Cycle Alignment setting until the Internal Write Leveling Pulse is pulled early enough to align with the DQS\_t - DQS\_c signals that were previously aligned with the pin-level Write Latency timing. The Write Leveling Internal Cycle Alignment setting only applies when the Internal Write Timing is Enabled.

MR2 Register - for Reference only - See Mode Register Section for details

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Internal Write Timing	RFU	Device 15 MPSM	CS Assertion Duration (MPC)	Max Power Saving Mode (MPSM)	2N Mode	Write Leveling Training	Read Preamble Training

MR3 Register - for Reference only - See Mode Register Section for details

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Write Leveling Internal Cycle Alignment - Upper Byte				Write Leveling Internal Cycle Alignment - Lower Byte			

### 4.21.3 External Write Leveling Training Operation

When Write Leveling Mode is enabled and the Internal Write Timings is disabled, the DRAM will have an Internal Write Leveling pulse that indicates how the DQS\_t - DQS\_c signals shall be aligned to match the pin-level Write Latency timings. The rising edge of the Internal Write Leveling Pulse will align to the rising edge of the CK signal that coincides with Write Latency.

DQS\_t - DQS\_c driven by the controller during leveling mode must be terminated by the DRAM based on ranks populated. Similarly, the DQ bus driven by the DRAM must also be terminated at the controller.

All data bits shall carry the leveling feedback to the controller across the DRAM configurations X4, X8, and X16. On a X16 device, both byte lanes shall be leveled independently. Therefore, a separate feedback mechanism shall be available for each byte lane. The upper data bits should provide the feedback of the upper diff\_DQS(diff\_UDQS) to internal Write Leveling pulse relationship whereas the lower data bits would indicate the lower diff\_DQS(diff\_LDQS) to internal Write Leveling pulse relationship.

The following diagram shows the timing sequence to enter Write Leveling Training Mode, operation during Write Leveling Training Mode (with Internal Write Timings disabled), and the timing sequence to exit Write Leveling Training mode. An MRW command is sent to enable Write Leveling Training Mode. Prior to sending the MRW command to enable Write Leveling Training Mode, the host memory controller must drive the DQS\_t - DQS\_c signals differentially low. After tWLPEN time, the controller can send a WRITE command, followed by strobe pulses. The DQS\_t - DQS\_c signals will always drive differentially low, except during the preamble toggle or the first toggle of the write burst strobe sequence for the WRITE. There is no restriction as to how early the strobe pulses are sent, so long as they are after the WRITE command. The DRAM asynchronously feeds back the internal Write Leveling pulse, sampled with the last rising edge of DQS\_t - DQS\_c (first rising edge after the preamble), through the DQ bus within tWLO after the sample. Optionally, the DRAM could sample the Internal Write Leveling Pulse on every rising edge, but the host will only use the final rising edge sample feedback on the DQ bus.

While in Write Leveling Training mode, the host controller may send ACT and PRE commands. The DRAM will ignore these commands. The address associated with the ACT and the WRITE commands may be any value. The following timing diagrams demonstrate the timing requirements associated with Write Leveling Training Mode Entry, the Internal Write Leveling Pulse alignment during External Write Leveling Training, and the DQ sample feedback timing.





Figure 87 — Timing Diagram for Write Leveling Training Mode (External Training, 0 Sample)



**Figure 88 — Timing Diagram for Write Leveling Training Mode (External Training, 1 Sample)**

The Memory controller initiates Write Leveling mode of all DRAMs in a rank by setting MR2:OP[1]=1. When entering write leveling mode, the DQ pins are in undefined driving mode. Since the controller levels one rank at a time, all non-target ranks will set Write Leveling Mode to disabled. The Controller may assert non-target ODT through the normal WRITE command protocol. The RTT\_PARK termination will also only apply to the DQS\_t and DQS\_c signals.

The Controller shall drive DQS\_t low and DQS\_c high prior to sending the MRW command to enable Write Leveling Training Mode. The WRITE command must occur after a delay of tWLPEN relative to when the MRW enabled Write Leveling Training Mode.

DRAM samples the internal Write Leveling pulse with rising edge of DQS\_t - DQS\_c and provides feedback on all the DQ bits asynchronously after tWLO timing. There is a DQ output uncertainty of tWLOE defined to allow mismatch on DQ bits. The tWLOE period is defined from the transition of the earliest DQ bit to the corresponding transition of the latest DQ bit. There are no read strobes (DQS\_t/DQS\_c) needed for these DQs. Controller samples incoming DQ and decides to increment or decrement DQS\_t - DQS\_c delay setting and launches the next WRITE command with associated DQS\_t/DQS\_c pulse (or pulse sequence) after some time, which is controller dependent. Once a 0 to 1 transition is detected, the controller locks DQS\_t - DQS\_c delay setting and external write leveling is achieved for the device.

#### 4.21.4 Write Leveling Internal Cycle Alignment Operation

After the external Write Leveling Training step is completed, and the host DQS\_t - DQS\_c signals have been aligned to the pin-level Write Latency timing, the host will apply a negative offset (WL\_ADJ\_start) to the DQS\_t - DQS\_c timing. The WL\_ADJ\_start offset is dependent on the tWPRE setting. This will be a reference point for the internal Write Leveling Pulse to align to through the use of the Internal Cycle Alignment setting. After the Internal Cycle Alignment setting has been adjusted to determine the sample of the high part of the Internal Write Leveling Pulse, the host will do a fine sweep of the DQS\_t - DQS\_c timings to determine the location of the rising edge of the Internal Write Leveling Pulse. Once this edge has been aligned, the host will then apply the final WL\_ADJ\_end setting, which is also dependent on tWPRE. This will result in a tDQsoffset offset that is between TBD and +0.5tCK.


The following table summarizes the WL\_ADJ\_start and WL\_ADJ\_end values per tWPRE setting:

WL_ADJ term	Description	tWPRE = 2 tCK	tWPRE = 3 tCK	tWPRE = 4 tCK <sup>1</sup>
WL_ADJ_start	Offset that the host applies to the DQS_t/ DQS_c timing just after external Write Leveling alignment to Write Latency and prior the internal cycle alignment training.	-0.75 tCK	-1.25 tCK	-2.25 tCK
WL_ADJ_end	Offset that the host applies to the DQS_t/ DQS_c timing after final phase alignment to the rising edge of the Write Leveling Internal Pulse. This will center the Write Leveling Internal Pulse rising edge within the preamble window.	1.25 tCK	1.75 tCK	2.75 tCK

Note 1: For tWPRE = 4 tCK, CL is required to be ≥ 30 during Write Leveling Training Mode operation. This is irrespective of the CL setting for tWPRE = 4 tCK during normal operation.


Figure89 shows an example of an internal Write Leveling training flow. Since internal write leveling is for DRAM internal CLK to DQS alignment, it is recommended for host to train Lower byte only and apply same WICA and fine setting values to both lower and upper bytes in x16 configuration.

**Figure 89 — Write Leveling Training Flow**



**Figure 90 — Timing Diagram for Write Leveling Training Mode (Internal Cycle Alignment, 0 Sample)**

The following timing diagram demonstrates Write Leveling Training operation when Internal Write Timings are enabled and the Internal Cycle Alignment is set such that the Internal Write Leveling Pulse has completed the coarse alignment to the host DQS<sub>t</sub> - DQS<sub>c</sub> timing.




**Figure 91 — Timing Diagram for Write Leveling Training Mode (Internal Cycle Alignment, 1 Sample)**

## 4.21.5 Write Leveling Internal Phase Alignment and Final Host DQS Timing Operation

Once the Internal Cycle Alignment has been set such that the Internal Write Leveling Pulse overlaps the DQS<sub>t</sub> - DQS<sub>c</sub> rising edge that is associated with the first strobe edge for the WRITE burst (after the preamble), the host shall perform a final fine sweep of the DQS<sub>t</sub> - DQS<sub>c</sub> timings to determine phase alignment to the rising edge of the internal Write Leveling Pulse. Once this is determined, the host will then add a positive offset of WL\_ADJ\_end to the DQS<sub>t</sub> - DQS<sub>c</sub> timings. This will place the rising edge of the Internal Write Leveling Pulse within the preamble. The placement within the preamble is centered within the first tWPRE - 0.5tCK of the preamble. After the WL\_ADJ\_end offset has been applied, the host will disable Write Leveling Training Mode. The Internal Write Timing will remain enabled and the Internal Cycle Alignment setting will retain the coarse setting that was trained. After every reset, the host must either restore these settings or execute the full Write Leveling Training flow.

The following figure shows the timing relationships for the final placement of the host DQS<sub>t</sub> - DQS<sub>c</sub> timings relative to the Internal Write Leveling Pulse. However, it is not necessary to execute this Write Leveling Training Mode Measurement to finalize the setting - this is only for illustration.



**Figure 92 — Timing Diagram for final timings after Write Leveling Training is complete**

The following table summarizes the timing parameter ranges associated with Write Leveling Training Mode:

Parameter	Symbol	Min	Max	Units	NOTE
Write Leveling Pulse Enable - Time from Write Leveling Training Enable MRW to when Internal Write Leveling Pulse logic level is valid	tWLPEN	0	15	ns	
Write leveling output	tWLO	0	9.5	ns	
Write leveling output error	tWLOE	0	2	ns	
Final Trained value of host DQS <sub>t</sub> - DQS <sub>c</sub> timing relative to Write Latency CK <sub>t</sub> - CK <sub>c</sub> edge	tDQsoffset	TBD	0.5	tCK	1
Width of the Write Leveling Internal Pulse	tWL_Pulse_Width	2	-	tCK	2

Notes:

1. This result is dependent on using the specified WL\_ADJ\_start and WL\_ADJ\_end values as specified per tWPRE setting.
2. There is no Max limit for the tWL\_Pulse\_Width, but the Write Leveling Internal Pulse must begin at zero for each WRITE command.

## 4.21.6 DRAM Termination During Write Leveling

When the DRAM is in Write Leveling Mode, the DQS\_c/DQS\_t termination (DQS\_RTT\_PARK) and the Command and Control termination (RTT\_CA, RTT\_CK, RTT\_CS) will be the same as for functional operation. The DQ signals will not be terminated in the DRAM, but instead will be driving values to the controller. The host controller will apply termination for the DQ signals.

ODT Enabled	DQS_t/DQS_c Termination	DQ Termination
RTT_WR	DQS_RTT_PARK	Off
RTT_PARK, RTT_WR disabled	DQS_RTT_PARK	Off

Note: Termination for TDQS/DM is not included since TDQS and DM are disabled during Write Leveling Training Mode.

## 4.22 Connectivity Test (CT) Mode

### 4.22.1 Introduction

The DDR5 memory device supports a connectivity test (CT) mode, which is designed to greatly speed up testing of electrical continuity of pin interconnection on the PC boards between the DDR5 memory devices and the memory controller on the SoC. Designed to work seamlessly with any boundary scan devices, the CT mode is required for **all** DRAM devices independent of density and interface width. This applies to x4, x8, and x16 interface widths. Contrary to other conventional shift register based test modes, where test patterns are shifted in and out of the memory devices serially in each clock, DDR5's CT mode allows test patterns to be entered in parallel into the test input pins and the test results extracted in parallel from the test output pins of the DDR5 memory device at the same time, significantly enhancing the speed of the connectivity check.

Prior to entering CT Mode, RESET\_n is registered to High. The CT Mode is enabled by asserting the Test Enable (TEN) pin.

Once put in the CT mode by asserting the TEN pin, the DDR5 memory device effectively appears as an asynchronous device to the external controlling agent; after the input test pattern is applied, the connectivity test results are available for extraction in parallel at the test output pins after a fixed propagation delay. A reset of the DDR5 memory device is required after exiting the CT mode.

### 4.22.2 Pin Mapping

Only digital pins can be tested via the CT mode. For the purpose of connectivity check, all pins that are used for the digital logic in the DDR5 memory device are classified as one of the following types:

1. Test Enable (TEN) pin: when asserted high, this pin causes the DDR5 memory device to enter the CT mode. In this mode, the normal memory function inside the DDR5 memory device is bypassed and the IO pins appear as a set of test input and output pins to the external controlling agent. The TEN pin is dedicated to the connectivity check function and will not be used during normal memory operation.
2. Chip Select (CS\_n) pin: when asserted low, this pin enables the test output pins in the DDR5 memory device. When de-asserted, the output pins in the DDR5 memory device will be Hi-z. The CS\_n pin in the DDR5 memory device serves as the CS\_n pin when in CT mode.
3. Test Input: a group of pins that are used during normal DDR5 DRAM operation are designated as test input pins. These pins are used to enter the test pattern in CT mode. Most Test Input pins are input pins during normal operation. The ALERT\_n pin is the only output pin that will be used as a Test Input during CT mode. The CK\_t and CK\_c pins are single-ended Test Input pins during CT Mode.
4. Test Output: a group of pins that are used during normal DDR5 DRAM operation are designated test output pins. These pins are used for extraction of the connectivity test results in CT mode.
5. Reset: Fixed high level for RESET\_n is required during CT mode, same as normal function.

Table 4.17.3 below shows the pin classification of the DDR5 memory device.

**Table 98 — Pin Classification of DDR5 Memory Device in Connectivity Test(CT) Mode**

Pin Type in CT Mode	Pin Names during Normal Memory Operation	
Test Enable	TEN	
Chip Select	CS_n	
Test Inputs	A	CA[13:0]
	B	CK_t, CK_c
	C	ALERT_n
Test Outputs	DQL[7:0], DQU[7:0], DQSU_t, DQSU_c, DQSL_t, DQSL_c, DML_n, DMU_n, DM_n/TDQS_t, TDQS_c	
Reset	RESET_n	

NOTE: Test Outputs may contain the Upper and Lower label identification used with x16 devices. In the case of x4/x8 devices, the lower (L) identification may be removed.

NOTE2. CAI and MIR input level do not affect to "Test Outputs" values.

### Signal Description

Symbol	Type	Function
TEN	Input	Connectivity Test Mode is active when TEN is HIGH and inactive when TEN is LOW. TEN must be LOW during normal operation TEN is a CMOS rail-to-rail signal with DC high and low at 80% and 20% of VDDQ.

## 4.22.3 Logic Equations

### 4.22.3.1 Min Term Equations

MTx is an internal signal to be used to generate the signal to drive the output signals. These internal signals are the same across all interface widths and densities.

**Table 99 — Min Term Equations**

Min Term	Intermediate Logic Nodes
MT0	XOR(CA[0,1,2,3,8,9,10,11])
MT1	XOR(CA[0,4,5,6,8,12,13], ALERT_n)
MT2	XOR(CA[1,4,9,12], CK_t, CK_c)
MT3	XOR(CA[2,5,7,10,13], CK_t)
MT4	XOR(CA[3,6,7,11], CK_c, ALERT_n)
MT0_B	!(MT0)
MT1_B	!(MT1)
MT2_B	!(MT2)
MT3_B	!(MT3)
MT4_B	!(MT4)

### 4.22.3.2 Output equations

**Table 100 — Output Equations per Interface Width**

Output	X16	X8	X4
DQL0	MT0	MT0	MT0
DQL1	MT1	MT1	MT1
DQL2	MT2	MT2	MT2
DQL3	MT3	MT3	MT3
DQL4	MT0_B	MT0_B	
DQL5	MT1_B	MT1_B	
DQL6	MT2_B	MT2_B	
DQL7	MT3_B	MT3_B	
DML	MT4	MT4	
TDQS_c		MT4_B	
DQSL_t	MT4	MT4	MT4
DQSL_c	MT4_B	MT4_B	MT4_B
DQU0	MT0		
DQU1	MT1		
DQU2	MT2		
DQU3	MT3		
DQU4	MT0_B		
DQU5	MT1_B		
DQU6	MT2_B		
DQU7	MT3_B		
DMU	MT4		
DQSU_t	MT4		
DQSU_c	MT4_B		

NOTE: Test Outputs may contain the Upper and Lower label identification used with x16 devices. In the case of x4/x8 devices, the lower (L) identification may be removed.

## 4.23 ZQ Calibration Commands

### 4.23.1 ZQ Calibration Description

The MPC command is used to initiate ZQ Calibration, which calibrates the output driver impedance across process, temperature, and voltage. ZQ Calibration occurs in the background of device operation.

There are two ZQ Calibration modes initiated with the MPC command: ZQCal Start, and ZQCal Latch. ZQCal Start initiates the SDRAM's calibration procedure, and ZQCal Latch captures the result and loads it into the SDRAM's drivers.

A ZQCal Start command may be issued anytime the DDR5-SDRAM is in a state in which it can receive valid commands. There are two timing parameters associated with ZQ Calibration.  $t_{ZQCAL}$  is the time from when the ZQCal Start MPC command is sent to when the host can send the ZQCal Latch MPC command.  $t_{ZQLAT}$  is the time from when the ZQCal Latch MPC command is sent by the host to when the CA bus (and subsequently the DQ bus) can be used for normal operation. A ZQCal Latch Command may be issued anytime outside of power-down after  $t_{ZQCAL}$  has expired and all DQ bus operations have completed. The CA Bus must maintain a Deselect state during  $t_{ZQLAT}$  to allow CA ODT calibration settings to be updated.

After a ZQCal Start and until  $t_{ZQCAL}$  finishes, neither another ZQCal Start nor a ZQCal Latch is allowed.

**Table 101 — ZQ Calibration timing Parameters**

Parameter	Symbol	Min/Max	Value	Unit
ZQ Calibration Time	$t_{ZQCAL}$	MIN	1	us
ZQ Calibration Latch Time	$t_{ZQLAT}$	MIN	$\max(30\text{ns}, 8\text{nCK})$	ns

### 4.23.2 ZQ External Resistor, Tolerance, and Capacitive Loading

To use the ZQ calibration function, a 240 ohm +/- 1% tolerance external resistor must be connected between the ZQ pin and VSS.

If the system configuration has more than one rank, and if the ZQ pins of both ranks are attached to a single resistor, then the SDRAM controller must ensure that the ZQCals don't overlap.

The total capacitive loading on the ZQ pin must be limited to 25pF.

## 4.24 VrefCA Command

### 4.24.1 Introduction

The VrefCA setting must be set prior to training the CS<sub>n</sub> and CA bus timings relative to CK. In order to accomplish this, DDR5-SDRAMs will support a single UI command specifically for setting the VrefCA setting. This avoids any timing and/or default VrefCA setting issues with sending a 2UI MRW command, by enabling the host to extend the setup and hold time for the CA signals. In addition, the VrefCA command will support multiple cycles of CS<sub>n</sub> assertion. The multiple cycles of CS<sub>n</sub> assertion ensures the DRAM will capture the VrefCA command during at least one rising CK<sub>t</sub>/CK<sub>c</sub> edge.


**Table 102 — VrefCA/CS Command Definition**

Function	Abbreviation	CS	CA Pins													NOTES	
			CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CA10	CA11	CA12		CA13
VrefCA Command	VrefCA	L	H	H	L	L	L	OP0	OP1	OP2	OP3	OP4	OP5	OP6	L	V/DDPID	21,22,23
VrefCS Command	VrefCS	L	H	H	L	L	L	OP0	OP1	OP2	OP3	OP4	OP5	OP6	H	V/DDPID	21,22,23

### 4.24.2 VrefCA Command Timing

The following diagram illustrates a timing sequence example for the VrefCA command that occurs prior to CS and CA training. The command is sampled on every rising edge of CK<sub>t</sub>/CK<sub>c</sub>. The host must ensure that the CA signals are valid during the entire CS<sub>n</sub> assertion time. The timing of the CS<sub>n</sub> assertion may not satisfy the setup/hold requirements around all CK<sub>t</sub>/CK<sub>c</sub> transitions, but it will satisfy the setup/hold requirements relative to at least one CK<sub>t</sub>/CK<sub>c</sub> rising edge.

There is no separate mode that enables the multi-cycle CS<sub>n</sub> assertion. This timing relationship can always be used by the host to send the VrefCA commands even after training has been completed for the interface. For the DRAM to latch the VrefCA command in cases where the alignment between CS<sub>n</sub>, CA, and CK may be unknown, the CA inputs must reach the proper command state at least one cycle prior to CS<sub>n</sub> transitioning from high to low, CS<sub>n</sub> must remain low for t<sub>VrefCA\_CS</sub>, and CA must remain in the proper command state for at least one cycle after CS<sub>n</sub> transitions from low to high.



**Figure 93 — Timing Diagram for VrefCA Command**

**Table 103 — AC parameters for VrefCA Command**

Symbol	Description	Min	Max	Unit	Note
tVrefCA_Delay	VrefCA command to any other valid command delay	tMRD	-	nCK	
tVrefCA_CS	Time CS <sub>n</sub> is held low to register VrefCA command	3.5	8	nCK	1,2

Note(s):

- Multiple cycles are used to avoid possible metastability of CS<sub>n</sub>.
- At the end of CSTM, it is assumed that the host should be able to place the CS<sub>n</sub> appropriately and the VrefCA command could be issued as a single cycle command.

## 4.25 VrefCS Command - Editorially added Q2'19

### 4.25.1 Introduction

The VrefCS setting should be set, if needed, prior to training the CS<sub>n</sub> and CA bus timings relative to CK. In order to accomplish this, DDR5-SDRAMs will support a single UI command specifically for setting the VrefCS setting (similar to VrefCA). This avoids any timing and/or default VrefCS setting issues with sending a 2UI MRW command, by enabling the host to extend the setup and hold time for the CA signals. In addition, the VrefCS command will support multiple cycles of CS<sub>n</sub> assertion. The multiple cycles of CS<sub>n</sub> assertion ensures the DRAM will capture the VrefCS command during at least one rising CK<sub>t</sub>/CK<sub>c</sub> edge.

NOTE: The operation, functionality and timings for VrefCS are effectively the same as VrefCA with the exception of a different explicit command noted below and the fact that it modifies the VREF of the chip select pin vs the CA pins.


**Table 104 — VrefCA/CS Command Definition**

Function	Abbreviation	CS	CA Pins													NOTES	
			CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CA10	CA11	CA12		CA13
VrefCA Command	VrefCA	L	H	H	L	L	L	OP0	OP1	OP2	OP3	OP4	OP5	OP6	L	V/DDPID	21,22,23
VrefCS Command	VrefCS	L	H	H	L	L	L	OP0	OP1	OP2	OP3	OP4	OP5	OP6	H	V/DDPID	21,22,23

### 4.25.2 VrefCS Command Timing

The following diagram illustrates a timing sequence example for the VrefCS command that occurs prior to CS and CA training. The command is sampled on every rising edge of CK<sub>t</sub>/CK<sub>c</sub>. The host must ensure that the CA signals are valid during the entire CS<sub>n</sub> assertion time. The timing of the CS<sub>n</sub> assertion may not satisfy the setup/hold requirements around all CK<sub>t</sub>/CK<sub>c</sub> transitions, but it will satisfy the setup/hold requirements relative to at least one CK<sub>t</sub>/CK<sub>c</sub> rising edge.

There is no separate mode that enables the multi-cycle CS<sub>n</sub> assertion. This timing relationship can always be used by the host to send the VrefCS commands even after training has been completed for the interface. For the DRAM to latch the VrefCS command in cases where the alignment between CS<sub>n</sub>, CA, and CK may be unknown, the CA inputs must reach the proper command state at least one cycle prior to CS<sub>n</sub> transitioning from high to low, CS<sub>n</sub> must remain low for tVrefCS\_CS, and CA must remain in the proper command state for at least one cycle after CS<sub>n</sub> transitions from low to high.



**Figure 94 — Timing Diagram for VrefCS Command**

**Table 105 — AC parameters for VrefCS Command**

Symbol	Description	Min	Max	Unit	Note
tVrefCS_Delay	VrefCS command to any other valid command delay	tMRD	-	nCK	
tVrefCS_CS	Time CS <sub>n</sub> is held low to register VrefCS command	3.5	8	nCK	1,2

Note(s):


1 - Multiple cycles are used to avoid possible metastability of CS<sub>n</sub>.

2 - At the end of CSTM, it is assumed that the host should be able to place the CS<sub>n</sub> appropriately and the VrefCS command could be issued as a single cycle command.

## 4.26 VrefCA Training Specification

The DRAM internal VrefCA specification parameters are voltage operating range, stepsize, VrefCA set tolerance, VrefCA step time and Vref valid level.

The voltage operating range specifies the minimum required VrefCA setting range for DDR5 DRAM devices. The minimum range is defined by VrefCAmax and VrefCAmin as depicted in Figure 95 below.




**Figure 95 — VrefCA operating range(Vrefmin, Vrefmax)**

The VrefCA stepsize is defined as the stepsize between adjacent steps. For a given design the DRAM VrefCA step size must be within the range specified.

The VrefCA set tolerance is the variation in the VrefCA voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for VrefCA set tolerance uncertainty. The range of VrefCA set tolerance uncertainty is a function of number of steps  $n$ .

The VrefCA set tolerance is measured with respect to the ideal line which is based on the two endpoints. Where the endpoints are at the min and max VrefCA values for a specified range. An illustration depicting an example of the stepsize and VrefCA set tolerance is below.




**Figure 96 — Example of Vref set tolerance (max case only shown) and stepsize**

The VrefCA increment/decrement step times are defined by VrefCA\_time. The VrefCA\_time is defined from t0 to t1 as shown in the Figure 97 below where t1 is referenced to when the VrefCA voltage is at the final DC level within the VrefCA valid tolerance (Vref\_val\_tol).

The VrefCA valid level is defined by VrefCA\_val tolerance to qualify the step time t1 as shown in Figure 97. This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any VrefCA increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characterization.

t0 - is referenced to MPC Apply VREFCA and RTT\_CA/CS/CK

t1 - is referenced to the VrefCA\_val\_tol



**Figure 97 — Vref\_time timing diagram**

The minimum time required between two Vref commands is VrefCA\_time, shown as Vref\_time in images above.

**Table 106 — VREF CA Mode Register**

MR Address	MRW OP	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR11	UI	VrefCA Calibration Value							

A VrefCA command is used to store the VREF values into the VREF CA MR11. This mode register is only programmed via the command but is readable via a normal MRR.




Figure 98 — Vref step single stepsize increment case.




Figure 99 — Vref step single stepsize decrement case




Figure 100 — Vref full step from Vrefmin to Vrefmax case




Figure 101 — Vref full step from Vrefmax to Vrefmin case.

The table below contains the CA internal ref specifications that will be characterized at the component level for compliance. The component level characterization method is tbd.

**Table 107 — CA Internal VREF Specifications**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
VrefCA Max operating point	V <sub>refCA_max</sub>	97.5%	-	-	VDDQ	1
VrefCA Min operating point	V <sub>refCA_min</sub>	-	-	45%	VDDQ	1
VrefCA Step size	V <sub>refCA_step</sub>	0.41%	0.50%	0.59%	VDDQ	2
VrefCA Set Tolerance	V <sub>refCA_set_tol</sub>	-1.625%	0.00%	1.625%	VDDQ	3,4,6
	V <sub>refCA_set_tol</sub>	-0.15%	0.00%	0.15%	VDDQ	3,5,7
VrefCA Step Time	V <sub>refCA_time</sub>	-	-	300	ns	8
VrefCA Valid Tolerance	V <sub>refCA_val_tol</sub>	-0.15%	0.00%	0.15%	VDDQ	9


NOTES:

- 1 - VrefCA DC voltage referenced to VDDQ\_DC.
- 2 - VrefCA step size increment/decrement range. VrefCA at DC level.
- 3 -  $V_{refCA\_new} = V_{refCA\_old} \pm n * V_{refCA\_step}$ ; n= number of steps; if increment use "+"; if decrement use "-"
- 4 - The minimum value of VrefCA setting tolerance =  $V_{refCA\_new} - 1.625% * VDDQ$ . The maximum value of VrefCA setting tolerance =  $V_{refCA\_new} + 1.625% * VDDQ$ . For  $n > 4$
- 5 - The minimum value of VrefCA setting tolerance =  $V_{refCA\_new} - 0.15% * VDDQ$ . The maximum value of VrefCA setting tolerance =  $V_{refCA\_new} + 0.15% * VDDQ$ . For  $n \leq 4$
- 6 - Measured by recording the min and max values of the VrefCA output over the range, drawing a straight line between those points and comparing all other VrefCA output settings to that line
- 7 - Measured by recording the min and max values of the VrefCA output across 4 consecutive steps (n=4), drawing a straight line between those points and comparing all other VrefCA output settings to that line
- 8 - Time from MPC (Apply VREFCA, VREFCS, RTT\_CK/CS/CA) command to increment or decrement
- 9 - Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VrefCA valid is to qualify the step times which will be characterized at the component level

## 4.27 VrefCS Training Specification

The DRAM internal VrefCS specification parameters are voltage operating range, stepsize, VrefCS set tolerance, VrefCS step time and Vref valid level.

The voltage operating range specifies the minimum required VrefCS setting range for DDR5 DRAM devices. The minimum range is defined by VrefCSmax and VrefCSmin as depicted in Figure 95 below.




**Figure 102 — VrefCS operating range(Vrefmin, Vrefmax)**

The VrefCS stepsize is defined as the stepsize between adjacent steps. For a given design the DRAM VrefCS step size must be within the range specified.

The VrefCS set tolerance is the variation in the VrefCS voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for VrefCS set tolerance uncertainty. The range of VrefCS set tolerance uncertainty is a function of number of steps  $n$ .

The VrefCS set tolerance is measured with respect to the ideal line which is based on the two endpoints. Where the endpoints are at the min and max VrefCS values for a specified range. An illustration depicting an example of the stepsize and VrefCS set tolerance is below.




**Figure 103 — Example of Vref set tolerance (max case only shown) and stepsize**

The VrefCS increment/decrement step times are defined by VrefCS\_time. The VrefCS\_time is defined from t0 to t1 as shown in the Figure 97 below where t1 is referenced to when the VrefCS voltage is at the final DC level within the VrefCS valid tolerance (VrefCS\_val\_tol).

The VrefCS valid level is defined by VrefCS\_val tolerance to qualify the step time t1 as shown in Figure 97. This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any VrefCS increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characterization.

t0 - is referenced to MPC Apply VREFCS and RTT\_CA/CS/CK

t1 - is referenced to the VrefCS\_val\_tol



**Figure 104 — Vref\_time timing diagram**

The minimum time required between two Vref commands is VrefCS\_time, shown as Vref\_time in images above.

**Table 108 — VREF CS Mode Register**

MR Address	MRW OP	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR12	UI	VrefCS Calibration Value							

A VrefCS command is used to store the VREF values into the VREF CS MR12. This mode register is only programmed via the command but is readable via a normal MRR.




Figure 105 — Vref step single stepsize increment case.




Figure 106 — Vref step single stepsize decrement case




Figure 107 — Vref full step from Vrefmin to Vrefmax case




Figure 108 — Vref full step from Vrefmax to Vrefmin case.

The table below contains the CS internal vref specifications that will be characterized at the component level for compliance. The component level characterization method is tbd.

**Table 109 — CS Internal VREF Specifications**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
VrefCS Max operating point	V <sub>refCS_max</sub>	97.5%	-	-	VDDQ	1
VrefCS Min operating point	V <sub>refCS_min</sub>	-	-	45%	VDDQ	1
VrefCS Step size	V <sub>refCS_step</sub>	0.41%	0.50%	0.59%	VDDQ	2
VrefCS Set Tolerance	V <sub>refCS_set_tol</sub>	-1.625%	0.00%	1.625%	VDDQ	3,4,6
	V <sub>refCS_set_tol</sub>	-0.15%	0.00%	0.15%	VDDQ	3,5,7
VrefCS Step Time	V <sub>refCS_time</sub>	-	-	300	ns	8
VrefCS Valid Tolerance	V <sub>refCS_val_tol</sub>	-0.15%	0.00%	0.15%	VDDQ	9


NOTES:

- 1 - VrefCS DC voltage referenced to VDDQ\_DC.
- 2 - VrefCS step size increment/decrement range. VrefCS at DC level.
- 3 -  $V_{refCS\_new} = V_{refCS\_old} + n * V_{refCS\_step}$ ; n= number of steps; if increment use "+"; if decrement use "-"
- 4 - The minimum value of VrefCA setting tolerance =  $V_{refCS\_new} - 1.625% * VDDQ$ . The maximum value of VrefCS setting tolerance =  $V_{refCS\_new} + 1.625% * VDDQ$ . For n>4
- 5 - The minimum value of VrefCS setting tolerance =  $V_{refCS\_new} - 0.15% * VDDQ$ . The maximum value of VrefCS setting tolerance =  $V_{refCS\_new} + 0.15% * VDDQ$ . For n< 4
- 6 - Measured by recording the min and max values of the VrefCS output over the range, drawing a straight line between those points and comparing all other VrefCS output settings to that line
- 7 - Measured by recording the min and max values of the VrefCS output across 4 consecutive steps(n=4), drawing a straight line between those points and comparing all other VrefCS output settings to that line
- 8 - Time from MPC (Apply VREFCA, VREFCS, RTT\_CK/CS/CA) command to increment or decrement
- 9 -Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VrefCS valid is to qualify the step times which will be characterized at the component level

## 4.28 VrefDQ Calibration Specification

The DRAM internal VrefDQ specification parameters are voltage operating range, stepsize, VrefDQ set tolerance, Vref step time and VrefDQ valid level.

The voltage operating range specifies the minimum required VrefDQ setting range for DDR5 DRAM devices. The minimum range is defined by VrefDQmax and VrefDQmin as depicted in Figure 109 below.




**Figure 109 — VrefDQ operating range (VrefDQmin, VrefDQmax)**

The VrefDQ stepsize is defined as the stepsize between adjacent steps. For a given design the DRAM VrefDQ step size must be within the range specified.

The VrefDQ set tolerance is the variation in the VrefDQ voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for VrefDQ set tolerance uncertainty. The range of VrefDQ set tolerance uncertainty is a function of number of steps  $n$ .

The VrefDQ set tolerance is measured with respect to the ideal line which is based on the two endpoints. Where the endpoints are at the min and max VrefDQ values for a specified range. An illustration depicting an example of the stepsize and VrefDQ set tolerance is below.




**Figure 110 — Example of Vref set tolerance (max case only shown) and stepsize**

The VrefDQ increment/decrement step times are defined by VrefDQ\_time. The VrefDQ\_time is defined from t0 to t1 as shown in the Figure 111 below where t1 is referenced to when the VrefDQ voltage is at the final DC level within the VrefDQ valid tolerance (VrefDQ\_val\_tol).

The VrefDQ valid level is defined by VrefDQ\_val tolerance to qualify the step time t1 as shown in Figure 111. This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any VrefDQ increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characterization.

t0 - is referenced to the MRW command which updates VrefDQ value

t1 - is referenced to the VrefDQ\_val\_tol



**Figure 111 — VrefDQ\_time timing diagram**

The minimum time required between two MRW commands which update VrefDQ settings is VrefDQ\_time.

**Table 110 — VrefDQ Mode Register**

MR Address	MRW OP	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR10	UI	VrefDQ Calibration Value							

An MRW command is used to store the global VrefDQ values into the VrefDQ bits of MR10.

Additional per-pin VrefDQ trims are available for programming in MR118, MR126, MR134, ..., MR254, OP[7:4], up to a maximum of +/-3 VrefDQ steps. The combined global and per-pin VrefDQ settings shall never exceed the available VrefDQ range from 35.0% to 97.5%.




Figure 112 — VrefDQ step single stepsize increment case.




Figure 113 — VrefDQ step single stepsize decrement case




Figure 114 — VrefDQ full step from VrefDQmin to VrefDQmax case




Figure 115 — VrefDQ full step from VrefDQmax to VrefDQmin case.

The table below contains the internal VrefDQ specifications that will be characterized at the component level for compliance. The component level characterization method is tbd.

**Table 111 — VrefDQ Internal Specifications**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
VrefDQ Max operating point	V <sub>refDQ_max</sub>	97.5%	-	-	VDDQ	1
VrefDQ Min operating point	V <sub>refDQ_min</sub>	-	-	45%	VDDQ	1
VrefDQ Step size	V <sub>refDQ_step</sub>	0.41%	0.50%	0.59%	VDDQ	2
VrefDQ Set Tolerance	V <sub>refDQ_set_tol</sub>	-1.625%	0.00%	1.625%	VDDQ	3,4,6
	V <sub>refDQ_set_tol</sub>	-0.15%	0.00%	0.15%	VDDQ	3,5,7
VrefDQ Step Time	V <sub>refDQ_time</sub>	-	-	150	ns	8,10
		-	-	500	ns	
VrefDQ Valid Tolerance	V <sub>refDQ_val_tol</sub>	-0.15%	0.00%	0.15%	VDDQ	9

Note(s):

- 1 - VrefDQ DC voltage referenced to VDDQ\_DC.
- 2 - VrefDQ step size increment/decrement range. VrefDQ at DC level.
- 3 -  $V_{refDQ\_new} = V_{refDQ\_old} \pm n * V_{refDQ\_step}$ ; n= number of steps; if increment use "+"; if decrement use "-"
- 4 - The minimum value of VrefDQ setting tolerance =  $V_{refDQ\_new} - 1.625% * VDDQ$ . The maximum value of VrefDQ setting tolerance =  $V_{refDQ\_new} + 1.625% * VDDQ$ . For  $n > 4$ .
- 5 - The minimum value of VrefDQ setting tolerance =  $V_{refDQ\_new} - 0.15% * VDDQ$ . The maximum value of VrefDQ setting tolerance =  $V_{refDQ\_new} + 0.15% * VDDQ$ . For  $n \leq 4$ .
- 6 - Measured by recording the min and max values of the VrefDQ output over the range, drawing a straight line between those points and comparing all other VrefDQ output settings to that line.
- 7 - Measured by recording the min and max values of the VrefDQ output across 4 consecutive steps (n=4), drawing a straight line between those points and comparing all other VrefDQ output settings to that line.
- 8 - Time from MRW command updating VrefDQ to increment or decrement.
- 9 - Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VrefDQ valid is to qualify the step times which will be characterized at the component level.
- 10 - The maximum value of VrefDQ step time = 150ns for  $n < 16$  and 500ns for  $n \geq 16$ , where n = number of steps.

## 4.29 Post Package Repair (PPR)

DDR5 supports Fail Row address repair, PPR which allows a simple and easy repair method in a system. Two methods are provided: Hard Post Package Repair (hPPR) for a permanent Row repair and Soft Post Package Repair (sPPR) for a temporary Row repair.

Entry into hPPR or sPPR is protected through a sequential MRW guard key to prevent unintentional hPPR programming. The sequential MRW guard key is the same for both hPPR and sPPR.

The hPPR/sPPR guard key requires a sequence of four MRW commands to be issued immediately after entering hPPR/sPPR, as shown in Figure . The guard key sequence must be entered in the specified order as stated and shown in the spec below and in Table 113. Any interruptions of the guard key sequence from other MRW/R commands or non-MR commands such as ACT, WR, RD is not allowed. Although interruption of the guard key entry is not allowed, if the guard key is not entered in the required order or is interrupted by other commands, the hPPR mode or sPPR mode will not execute and the offending command terminated the hPPR/sPPR entry may or may not execute correctly however the offending command will not cause the DRAM to lock up. Offending commands which will interrupt hPPR/sPPR include:

- Any interruptions of the guard key sequence from other MRW/R commands or non-MR commands
- MRW with CW = high
- 2 cycle commands with CS\_n low on the 2nd cycle

Additionally, when the hPPR entry sequence is interrupted, subsequent ACT and WR commands will be conducted as normal DRAM commands. If a hPPR operation was prematurely interrupted and/or terminated, the MR23 OP[1] and OP[0] must be reset to "0" prior to performing another hPPR or sPPR operation. The DRAM does not provide an error indication if an incorrect hPPR/sPPR guard key sequence is entered.




Figure 116 — Guard Key Timing Diagram

Table 112 — Guard Key Encoding for MR24

Guard Keys	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	Notes
MR24 Seq1	1	1	0	0	1	1	1	1	
MR24 Seq2	0	1	1	1	0	0	1	1	
MR24 Seq3	1	0	1	1	1	0	1	1	
MR24 Seq4	0	0	1	1	1	0	1	1	

## 4.29.1 Hard PPR (hPPR)


With hPPR, DDR5 can correct at least one row address per Bank Group. The hPPR resource designation (MR54,55,56,57) will indicate the hPPR resource availability, and can be read/checked prior to implementing a repair. It is important to note that hPPR repairs are permanent; the Electrical-fuse cannot be switched back to un-fused states once it is programmed. The controller should prevent unintended the hPPR mode entry and repair. (i.e. During the Command/Address training period). Entry into hPPR is through a register enable, ACT command is used to transmit the bank and row address of the row to be replaced in DRAM. After tRCD time, a BL16 WRA command is used to select the individual DRAM through the DQ bits and to transfer the repair address to the DRAM. After program time, and PRE, the hPPR mode can be exited and normal operation can resume.

### 4.29.1.1 hPPR Fail Row Address Repair

1. Since the mode register address operand allows the user to execute hPPR resource, MRR of hPPR resource designation (MR 54,55,56,57) needs to be read. After user's checking the hPPR resource availability of each bank from MRR, hPPR mode can be entered. If the MRR of hPPR resource designation (MR 54,55,56,57) appears to not be available, the host controller should not issue hPPR mode.
2. Before entering 'hPPR' mode, all banks shall be in a precharged and idle state, and CRC Mode must be disabled.
3. Enable hPPR using MR23:OP[0]=1 and wait tMRD.
4. Issue guard key as four consecutive MR24 OP[7:0] MRW commands each with a unique address field OP[7:0]. Each MRW command should be spaced by tMRD.
5. Issue ACT command with the CID bits, Bank Group, Bank and Row fail address. Write data is used to select the individual DRAM in the rank for repair. For non 3DS DRAMs the CID bits need only be Valid, and ignored by the DRAM.
6. After tRCD, Issue WRA with a valid address. The DRAM will ignore the address given with the WRA command.
7. After WL(WL=RL-2), DQ[3:0] of target DRAM must be LOW for 8tCK. If HIGH is driven to DQ[3:0] of a DRAM for 8tCK, then DRAM does not conduct hPPR and retains data if REF/REFsb command is properly issued. If more than one DRAM shares the same command bus, DRAMs that are not being repaired must have DQ[3:0] driven HIGH for 8tCK. If all of the DQ[3:0] data bits are neither all LOW nor all HIGH for 8tCK, then hPPR mode execution is unknown. For x8 and x16 devices, data bits other than DQ[3:0] are don't cares. Note that a previous versions of the spec required ALL DQs to be high or low, but this was changed to DQ[3:0] to accommodate ECC UDIMMs and SoDIMMs. Check with the DRAM vendor for their specific implementation.
8. Wait tPGM\_hPPRa or tPGM\_hPPRb to allow DRAM repair at the target row address to occur internally, and then issue PRE command.
9. Wait tPGM\_Exit(min) after PRE command to allow DRAM to recognize repaired row address.
10. Exit hPPR by setting MR23:OP[0]=0.
11. DDR5 will accept any valid command after tPGMPST(min).
12. In the case of multiple addresses to be repaired, Repeat Step 3 to 10.
13. For a 3DS device, the target die for the hPPR is selected by the CID[3:0] bits in the ACT, WRA and PRE commands, The CID bits must match in all three commands.

During hPPR mode, REF, REFsb commands are allowed, but array contents are not guaranteed. Upon receiving a REF or REFsb command in hPPR mode, the DRAM may ignore the Refresh operation but will not disrupt the repair operation. Other commands except REF/REFsb during tPGM can cause incomplete repair so no other command except REF is allowed during tPGM.

Once hPPR mode is exited with MR23:OP[0]=0 and tPGMPST, to confirm if target row is repaired correctly, host can verify by writing data into the target row and reading it back.



**Figure 117 — hPPR Fail Row Repair**

Note1. Allow REFab/REFsb(1X) from WL+8tCK+tWR+tRP+1tCK after WR, but does not guarantee array contents are refreshed during hPPR  
 Note2. Timing diagram shows possible commands but not all shown can be issued at same time; for example if REF is issued at Te1, DES must be issued at Te2 as REF would be illegal at Te2. Likewise, DES must be issued tRFC prior to PRE at Tf0. All regular timings must still be satisfied.

**Table 113 — MR Register Bits for PPR**

Mode Register	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	Notes
MR23	RFU						sPPR	hPPR	
MR24	PPR Guard Key								

#### 4.29.1.2 Required Timing Parameters

Repair requires additional time period to repair Fail Row Address into Spare Row Address and the following timing parameters are required for PPR.

**Table 114 — hPPR Timings**

Parameter	Symbol	DDR5-3200 to 6400		Unit	Note
		min	max		
hPPR Programming Time: x4/x8	tPGMa	1,000	-	ms	
hPPR Programming Time: x16	tPGMb	2,000	-	ms	
hPPR RecognitionTime	tPGM_Exit	tRP	-	ns	
hPPR Program Exit and New Address Setting time	tPGMPST	50	-	us	

## 4.29.2 Soft Post Package Repair (sPPR)

Soft Post Package Repair (sPPR) is a way to quickly, but temporarily, repair one row address per Bank Group on a DDR5 DRAM device, contrasted to hPPR which takes longer but is permanent repair of a row address. There are some limitations and differences between Soft Repair and a Hard Repair. Entry into sPPR is through a register enable, ACT command is used to transmit the bank and row address of the row to be replaced in DRAM. After tRCD time, a BL16 WR command is used to select the individual DRAM through the DQ bits and to transfer the repair address into an internal register in the DRAM. After a write recovery time and PRE, the sPPR mode can be exited and normal operation can resume. Care must be taken that refresh is not violated for the other rows in the array during soft repair time. Also note that the DRAM will retain the soft repair information inside the DRAM as long as VDD remains within the operating region. If DRAM power is removed or the DRAM is RESET, the soft repair will revert to the un-repaired state. hPPR and sPPR may not be enabled at the same time. sPPR must have been disabled and cleared prior to entering hPPR mode.

With sPPR, DDR5 can repair one Row address per BG. If the hPPR resources for a BG are used up, the bank group will have no more available resources for soft PPR. If a repair sequence is issued to a BG with no repair resources available, the DRAM will ignore the programming sequence.

**Table 115 — sPPR vs hPPR**

	Soft Repair	Hard Repair	Note
Persistence of Repair	Volatile – Repaired as long as VDD is within Operating Range	Non-Volatile – repair is permanent after the repair cycle.	Soft Repair is erased when Vdd removed or device reset.
Length of time to complete repair cycle	WL+ 8tCK+tWR	tPGM_hPPRa or tPGM_hPPRb	A subsequent sPPR can be performed without affecting the hPPR previously performed provided a row is available in that BG.
# of Repair elements	one per BG	at least one per BG	
Simultaneous use of soft and hard repair within a BG	Previous hard repairs are allowed before soft repair	Any outstanding soft repairs must be cleared before a hard repair	Clearing sPPR occurs by either: (a) powerdown and power-up sequence or (b) Reset and re-initialize.
Repair Command	1 method - WR	1 method - WRA	
Bank not having row repair retains array data	Yes	No	
Bank having row repair retain array data	Yes	No	

### 4.29.2.1 sPPR Repair of a Fail Row Address

The following is the procedure of sPPR with WR command. Note that during the soft repair sequence, no refresh is allowed.

- User should back up the data of the target row address for sPPR in the bank before sPPR execution. The back up data should be one row per bank. After sPPR has been completed, user restores the data in the repaired array.
- sPPR resources are shared with hPPR. The hPPR resource designation registers (MR 54,55,56,57) should be checked prior to sPPR. If the MRR of hPPR resource designation (MR 54,55,56,57) shows that hPPR resources in the bank that is targeted for sPPR repair is not available, the host controller should not issue sPPR mode.
- Before entering 'sPPR' mode, all banks shall be in a precharged and idle state. and CRC mode must be disabled.
- Enable sPPR using MR23 bit "OP1=1" and wait tMRD.
- Issue Guard Key as four consecutive MRW commands each with a unique address field OP[7:0] Each MRW command shall be separated by tMRD. The Guard Key sequence is the same as hPPR in Table 112.
- Issue ACT command with the Bank and Row Fail address, Write data is used to select the individual DRAM in the Rank for repair.
- A WR command is issued after tRCD, with valid column address. The DRAM will ignore the column address given with the WR command.
- After WL (WL=WL=RL-2), all of the DQs of the individual Target DRAM should be LOW for 8tCK. If any DQ is high during 8tCK burst, then the sPPR protocol will not be executed. If more than one DRAM shares the same command bus, DRAMs that are not being repaired should have all of their DQ's driven HIGH for 8tCK. If all of the DQ's are neither all LOW nor all HIGH for 8tCK, then sPPR mode will be unknown.
- Wait tPGM\_sPPR(min) for the internal repair register to be written and then issue PRE to the Bank.
- Wait tRP after PRE command to allow the DRAM to recognize repaired Row address.
- Exit sPPR with setting MR23 bit "OP1=0" and wait tMRD.
- sPPR can be performed without affecting the hPPR previously performed provided a row is available in that BG. When more than one sPPR request is made to the same BG, the most recently issued sPPR address would replace the early issued one. In the case

of conducting soft repair address in a different BG, repeat step 4 to 11. During a soft repair, refresh command is not allowed between sPPR MRS entry and exit.




Figure 118 — sPPR Fail Row Repair


Table 116 — sPPR Timings

Parameter	Symbol	DDR5-3200 to 6400		Unit	Note
		min	max		
sPPR Programming Time: x4/x8, x16	tPGM_sPPR	WL+8tCK +tWR	-	tCK	
sPPR Exit Recognition Time	tPGM_Exit	tRP	-	ns	
sPPR Exit and New New Address Setting time	tPGMPST_sPPR	tMRD	-	ns	

## 4.30 Decision Feedback Equalization

### 4.30.1 Introduction


At data rates  $\geq 3200\text{MT/s}$ , signal degradation due to Inter Symbol Interference (ISI) is expected to increase and the data eye at the DRAM ball is expected to be closed. Since the memory channel is very reflective due to the many impedance mismatched points that exist along the memory subsystem, ISI due to reflections are expected to increase. Traditional methods of characterizing the Receiver using the input eye mask is no longer sufficient. DDR5 requires equalization to help improve (or open up) the data eyes after the data is latched by the receiver. A 4-tap DFE is chosen to help equalize the DQ signals without amplifying the noise due to insertion loss and reflections, which is a common side effect of other equalization techniques (example CTLE). **Figure 119** shows an example of a memory subsystem with DFE circuit included on the DRAM.



**Figure 119 — Example of Memory Subsystem with DFE Circuit on the DRAM**

### 4.30.2 Pulse Response of a Reflective Memory Channel


A reflection dominated channel such as those found in a memory subsystem is anticipated to have substantially reduced data eye at the DRAM ball due to the effects of insertion loss and reflections. Figure represents how a pulse response of a very reflective channel might look like. The attenuation as well as the ringing of the signal can cause the data eye to close at the DRAM ball. Moreover, the ringing can impact future bits that are being sent into the channel, i.e., if the pulse response is for bit  $n$ , then the ringing from bit  $n$  can impact the signal integrity of future bits  $n+1$ ,  $n+2$ ,  $n+3$ ,  $n+4$ , etc. Putting it another way, the signal integrity of any bit, for example bit  $n$ , can be impacted by the signals of the previous bits  $n-1$ ,  $n-2$ ,  $n-3$ ,  $n-4$ , etc.



**Figure 120 — Example of Pulse Response of a Reflective Channel**

### 4.30.3 Components of the DFE

The 4-tap DFE subsystem consists of a gain amplifier, a DFE summer, 4 DQ slicers (also called Taps) with outputs that loop back to the DFE summer, and a coefficient multiplier for each Tap (**Figure 121**). The gain control of the front end is used to ensure that the cursor or the current bit is in a congruent relationship with the ISI correction required for the channel. The taps T1, T2, T3, T4 coefficients provide the corrections needed to the current bit by adding or subtracting the effects of ISI of the previous bits.



**Figure 121 — 4-Tap DFE Example**

The Mode Registers shown in **Table 117** and **Table 118** are used by the memory controller to set the strengths of the gain amplifier and the strengths of the correction of the Taps to adapt the ISI cancellation in accordance with the channel performance. Optimal values used for the strengths of the gain amplifier and of the Taps are system dependent, and are usually obtained through a combination of simulations, platform characterizations, and other methods.

**Table 117 — Min/Max Ranges for the DFE Gain Adjustment**

Description	DDR5 3200-4800			DDR5 5200-6400			Unit	Notes
	Min	Typ	Max	Min	Typ	Max		
DFE Gain Bias Max	6	-	-	6	-	-	dB	1,2,3,4
DFE Gain Bias Min	-	-	-6	-	-	-6	dB	1,2,3,4
DFE Gain Bias Average Step Size		2			2		dB	1,2,3,4
DFE Gain Bias DNL	-1	-	1	-1	-	1	dB	1,2,3,4
DFE Gain Bias INL	-1	-	1	-1	-	1	dB	1,2,3,4
DFE Gain Bias Time	tDFE	-	-	tDFE	-	-	ns	1,2,3,4

Note(s):

1. All parameters are defined over the Vref ranges from 0.5\*VDDQ to 0.9\*VDDQ
2. DFE Gain Bias are for all voltage and temperature range
3. These values are defined over the entire voltage and temperature range
4. These parameters are suggested to evaluate relative ratio of DFE taps 1~4, and absolute values of all parameters are not subject to silicon validation nor production test.


**Table 118 — Min/Max Ranges for the DFE Tap Coefficients**

Description	DDR5 3200-4800			DDR5 5200-6400			Unit	Notes
	Min	Typ	Max	Min	Typ	Max		
DFE Tap-1 Bias Max	50	-	-	50	-	-	mV	1,2,4
DFE Tap-1 Bias Min	-	-	-200	-	-	-200	mV	1,2,4
DFE Tap-2 Bias Max	75	-	-	75	-	-	mV	2,4
DFE Tap-2 Bias Min	-	-	-75	-	-	-75	mV	2,4
DFE Tap-3 Bias Max	60	-	-	60	-	-	mV	2,4
DFE Tap-3 Bias Min	-	-	-60	-	-	-60	mV	2,4
DFE Tap-4 Bias Max	45	-	-	45	-	-	mV	2,4
DFE Tap-4 Bias Min	-	-	-45	-	-	-45	mV	2,4
DFE Tap Bias Average Step Size	TBD	5	TBD	TBD	5	TBD	mV	2,3,4
DFE Tap Bias DNL	-2.5	-	+2.5	-2.5	-	+2.5	mV	2,3,4
DFE Tap Bias INL	-2.5	-	+2.5	-2.5	-	+2.5	mV	2,3,4
DFE Tap Bias Step Time	tDFE			tDFE			ns	2,3,4

Note(s):


1. As speed increases, the impact of loss from the channel makes the bias range of the first cursor asymmetric
2. Values are defined for the entire voltage, temperature and the Rx Vref range from 0.5\*VDDQ to 0.9\*VDDQ.
3. Values are identical for Taps 1-4.
4. These parameters are suggested to evaluate relative ratio of DFE Taps 1~4, and absolute values of all parameters are not subject to silicon validation nor production test.

The DRAM may implement 1-way interleave, 2-way interleave, or 4-way interleave 4-tap DFE memory circuitry. The 1-way interleaved 4-tap DFE architecture (Figure 122) requires a strobe multiplier, which is at Nyquist rate, and the output of the DQ slicer runs at same speed as received data.




**Figure 122 — 1-Way Interleave 4-Tap DFE Example**

A 2-way interleaved 4-tap DFE architecture (Figure 123) can use the strobe as is. In this case, the output of the DQ slicer runs at half the speed as received data.



**Figure 123 — 2-Way Interleave 4-Tap DFE Example**

A 4-way interleaved 4-tap DFE architecture (**Figure 124**) requires a divided clock. In this case, the output of the DQ slicer runs at 1/4 the speed as received data.



**Figure 124 — 4-Way Interleave 4-Tap DFE Example**

## 4.31 DQS Interval Oscillator

As voltage and temperature change on the SDRAM die, the DQS clock tree delay will shift and may require re-training. The DDR5-SDRAM includes an internal DQS clock-tree oscillator to measure the amount of delay over a given time interval (determined by the controller), allowing the controller to compare the trained delay value to the delay value seen at a later time. The DQS Oscillator will provide the controller with important information regarding the need to re-train, and the magnitude of potential error.

The DQS Interval Oscillator is started by issuing an MPC [Start DQS Osc] command with OP[0000 0111B] set as described in the MPC Operation section, which will start an internal ring oscillator that counts the number of times a signal propagates through a copy of the DQS clock tree.

The DQS Oscillator may be stopped by issuing an MPC [Stop DQS Osc] command with OP[0000 0110<sub>B</sub>] set as described in the MPC Operation section, or the controller may instruct the SDRAM to count for a specific number of clocks and then stop automatically (See MR45,46 & 47 for more information). If MR45 is set to automatically stop the DQS Oscillator, then the MPC [Stop DQS Osc] command shall not be used. When the DQS Oscillator is stopped by either method, the result of the oscillator counter is automatically stored in MR46 and MR47 after the oscillator is stopped and within tOSCOA for the automatic mode and tOSCOM for the manual mode.

MRW commands to MR45 during an ongoing DQS oscillator operation are not permitted. MR45 may be reprogrammed tMRD after the oscillator is stopped by the automatic stop.

The controller may adjust the accuracy of the result by running the DQS Interval Oscillator for shorter (less accurate) or longer (more accurate) duration. The accuracy of the result for a given temperature and voltage is determined by the following equation:

$$\text{DQS Oscillator Granularity Error} = \frac{2 * (\text{DQS delay})}{\text{Run Time}}$$

Where:

Run Time = total time between start and stop commands

DQS delay = the value of the DQS clock tree delay (tRX\_DQS2DQ min/max)

Additional matching error must be included, which is the difference between DQS training circuit and the actual DQS clock tree across voltage and temperature. The matching error is vendor specific.

Therefore, the total accuracy of the DQS Oscillator counter is given by:

$$\text{DQS Oscillator Accuracy} = 1 - \text{Granularity Error} - \text{Matching Error}$$

**Example:** If the total time between start and stop commands is 100ns, and the maximum DQS clock tree delay is 400ps (tRX\_DQS2DQ max), then the DQS Oscillator Granularity Error is:

$$\text{DQS Oscillator Granularity Error} = \frac{2 * (0.4ns)}{100ns} = 0.8\%$$

This equates to a granularity timing error of 3.2ps.

Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:

$$\text{DQS Oscillator Accuracy} = 1 - \frac{3.2 + 5.5}{400} = 97.8\%$$

**Example:** Running the DQS Oscillator for a longer period improves the accuracy. If the total time between start and stop commands is 250ns, and the maximum DQS clock tree delay is 400ps (tRX\_DQS2DQ max), then the DQS Oscillator Granularity Error is:

$$\text{DQS Oscillator Granularity Error} = \frac{2 * (0.4ns)}{250ns} = 0.32\%$$

This equates to a granularity timing error or 1.28ps.

Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:

$$\text{DQS Oscillator Accuracy} = 1 - \frac{1.28 + 5.5}{400} = 98.3\%$$

The result of the DQS Interval Oscillator is defined as the number of DQS Clock Tree Delays that can be counted within the “run time,” determined by the controller. The result is stored in MR46 and MR47. MR46 contains the least significant bits (LSB) of the result, and MR47 contains the most significant bits (MSB) of the result. MR46 and MR47 are overwritten by the SDRAM when an MPC-1 [Stop DQS Osc] command is received. The SDRAM counter will count to its maximum value (=2<sup>16</sup>) and stop. If the maximum value is read from the mode registers, then the memory controller must assume that the counter overflowed the register and discard the result. The longest “run time” for the oscillator that will not overflow the counter registers can be calculated as follows:

$$\text{Longest Run Time Interval} = 2^{16} * tRX\_DQS2DQ(min)$$

The interval oscillator matching error is defined as the difference between the DQS training circuit (interval oscillator) and the actual DQS clock tree across voltage and temperature.

- Parameters:
  - tRX\_DQS2DQ: Actual DQS clock tree delay
  - tDQSOSC: Training circuit (interval oscillator) delay
  - OSCOffset: Average delay difference over voltage and temp
  - OSCMatch: DQS oscillator matching error




Figure 125 — Interval oscillator offset ( $OSC_{offset}$ )

•  $OSC_{Match}$ :

$$OSC_{Match} = [tRX\_DQS2DQ(V,T) - tDQS_{OSC}(V,T) - OSC_{offset}]$$

•  $tDQS_{OSC}$ :

$$tDQS_{OSC}(V,T) = \frac{Runtime}{2 * Count}$$

**Table 119 — DQS Oscillator Matching Error Specification**

Parameter	Symbol	Min	Max	Units	Notes
DQS Oscillator Matching Error	OSCMatch	-10	+10	ps	1,2,3,4,5,6,7,8
DQS Oscillator Offset	OSC <sub>offset</sub>	-150	150	ps	2,4,6,7

Note.

1. The OSC<sub>Match</sub> is the matching error per between the actual DQS and DQS interval oscillator over voltage and temp.
2. This parameter will be characterized or guaranteed by design.
3. The OSC<sub>Match</sub> is defined as the following:

$$OSC_{Match} = [tRX\_DQS2DQ_{(V,T)} - tDQS_{OSC(V,T)} - OSC_{offset}]$$

Where tRX\_DQS2DQ<sub>(V,T)</sub>, tDQS<sub>OSC(V,T)</sub> and OSC<sub>offset(V,T)</sub> are determined over the same voltage and temp conditions.

4. The runtime of the oscillator must be at least 200ns for determining tDQS<sub>OSC(V,T)</sub>

$$tDQS_{OSC(V,T)} = \frac{Runtime}{2 * Count}$$

5. The input stimulus for tRX\_DQS2DQ will be consistent over voltage and temp conditions.
6. The OSC<sub>offset</sub> is the average difference of the endpoints across voltage and temp.
7. These parameters are defined per channel.
8. tRX\_DQS2DQ<sub>(V,T)</sub> delay will be the average of DQS to DQ delay over the runtime period.
9. The matching error and offset of OSC came from DQS2DQ interval oscillator.

The interval oscillator count read out timing


**Table 120 — DQS Interval Oscillator Read out AC Timing**

Parameter	Symbol	DDR5-3200 to 4800		DDR5-5200 to 6400		DDR5-6800 to 8400		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Delay time from DQS Interval Oscillator stop to Mode Register Readout in manual mode	tOSCOM	tMPC_Delay	-	tMPC_De lay	-	TBD	-	nCK	
Delay time from DQS Interval Oscillator automatic mode timer expiration to Mode Register Readout	tOSCOA	tMRD	-	tMRD	-	TBD	-	nCK	
DQS Interval Oscillator start gap in automatic stop mode	tOSCS	tMPC_Delay + DQS Interval Timer Run Time						nCK	

Note(s):

1. In manual stop mode, DQS osc start command should be followed by DQS osc stop command (MPC). Otherwise, DQS osc result value (MR46 & MR47) cannot be guaranteed.


**Figure 126 — DQS Interval Oscillator Manual Mode Timing Diagram**



Note(s):

1. DES commands are shown for erase of illustrator; other commands may be valid at these times.

**Figure 127 — DQS Interval Oscillator Automatic Mode Timing Diagram**



Note(s):

1. DES commands are shown for ease of illustration; other commands may be valid at these times.

## 4.32 tDQS2DQ Offset due to Temperature and Voltage Variation

As temperature and voltage change on the SDRAM die, the DQS clock tree will shift and may require retraining. The oscillator is usually used to measure the amount of delay over a given time interval (determined by the controller), allowing the controller to compare the trained delay value to the delay value seen at a later time. The tDQS2DQ offset due to temperature and voltage variation specification can be used for instances when the oscillator cannot be used to control the tDQS2DQ.

**Table 121 — tDQS2DQ Offset Due to Temperature and Voltage Variation for DDR5-3200 to 4800**

Parameter	Symbol	DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
tDQS2DQ_temp	DQS to DQ offset temperature variation	-	TBD	-	TBD	-	TBD	-	TBD	-	TBD	ps/°C	1,2
tDQS2DQ_volt	DQS to DQ offset voltage variation	-	TBD	-	TBD	-	TBD	-	TBD	-	TBD	ps/50mV	1,2

Notes:

1. tDQS2DQ max delay variation as a function of temperature
2. tDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD. It includes the VDDQ and VDD AC noise impact for frequencies >20MHz and max voltage of 45mVpk-pk from DC -20MHz at a fixed temperature on the package. For tester measurement VDDQ=VDD is assumed

**Table 122 — tDQS2DQ Offset Due to Temperature and Voltage Variation for DDR5-5200 to 6400**

Parameter	Symbol	DDR5-5200		DDR5-5600		DDR5-6000		DDR5-6400		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
tDQS2DQ_temp	DQS to DQ offset temperature variation	-	TBD	-	TBD	-	TBD	-	TBD	ps/°C	1,2
tDQS2DQ_volt	DQS to DQ offset voltage variation	-	TBD	-	TBD	-	TBD	-	TBD	ps/50mV	1,2

Notes:

1. tDQS2DQ max delay variation as a function of temperature
2. tDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD. It includes the VDDQ and VDD AC noise impact for frequencies >20MHz and max voltage of 45mVpk-pk from DC -20MHz at a fixed temperature on the package. For tester measurement VDDQ=VDD is assumed

### 4.33 2N Mode

2N mode allows the system to provide more setup and hold time on the CA bus. 2N mode is enabled by default on the DDR5 SDRAM, and an MPC is used to change between 2N and 1N modes. MR2:OP[2] allows the state of the 2N Mode to be read.

DDR5 has defined two cycle commands, which requires the DRAM to capture the command differently between 1N and 2N modes. In both modes, the first half of the command is sampled on the clock that the chip select is active. In 1N mode, the second half of the command is sampled on the next clock edge. In 2N mode, the second half of the command is sampled 2 clocks after the first half. Non-target ODT signaling (on the chip select) is also delayed by a clock in 2N mode.

To the DRAM, one clock commands operate the same in 1N and 2N mode, with the command sampled on the same clock as the chip select active.

A 2-cycle or 1-cycle command can start on any clock (unlike geardown mode). Figure 128 below shows the differences between standard 1N mode with a 2-cycle read command, followed by a 1-cycle precharge command, and what it looks like when operated in 2N mode with the same commands. While in 2N mode, the host will never send two consecutive Chip Selects except during explicit cases such as exiting CATM mode.

**Table 123 — MR2 Functional Modes (for reference only)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Internal Write Timing	Reserved	Device 15 MPSM	CS Assertion Duration (MPC)	Max Power Savings Mode (MPSM)	2N Mode	Write Leveling Training	Read Preamble Training


OP(0-7) can be programmed with either "0" or "1".

**Table 124 — 2N Mode Register Config**

Function	Register Type	Operand	Data	Notes
2N Mode	R	OP[2]	0 <sub>B</sub> : 2N Mode (Default) 1 <sub>B</sub> : 1N Mode	1, 2

1 - To ensure training modes can be enabled and run appropriately, the default (power-on) mode for DDR5 is 2N mode. Post CA Training, the user can configure this bit to put the device into either 1N mode or 2N mode. Both 1N and 2N modes are valid operating conditions for DDR5.

2 - Since 2N Mode setting is an MPC based command, it can only be programmed via that command and its mode register is therefore read only.



NOTES : 1. The Host View CA[13:0] is shown for clarification, while CA[13:0] is what the DRAM should expect. 2. CS1 is shown for NT ODT clarification. 3. tRTP can be launched on odd or even clocks.

**Figure 128 — Example of 1N vs 2N Mode - For reference only**

### 4.33.1 1N / 2N Mode Clarifications

Several DDR5 SDRAM features require specific CS<sub>n</sub> and CA bus behavior to function correctly in 1N and 2N mode. Table 125 below describes the various behaviors (additional details in the respective sections of the spec).

**Table 125 — CS<sub>n</sub> and CA Bus Required Behaviors**

	CS Assertion Duration	CS <sub>n</sub> Required Behavior for 1N	CS <sub>n</sub> Required Behavior for 2N	CA Bus Required Behavior for Multi-Cycle CS Assertion / 2N
Cold or Warm Reset Exit	Multi (default)	NA	Static low for 3+	Static NOP for 3+ nCK
MPC (includes CSTM Exit) MPC (includes CSTM Exit)	Single Multi	Single low pulse Static multi-cycle low	Single low pulse Static multi-cycle low	Single MPC Static MPC surrounding CS <sub>n</sub> low by t <sub>MC_MPC_*</sub>
CATM exit (NOP Command) PDX	Don't care Don't care	Static low for 2+ nCK Single low pulse	Static low for 2+ nCK Single low pulse	Static NOP for the duration of t <sub>CATM_CS_Exit</sub> Single NOP
SRX (3 NOPs)	Don't care	Static low for 3+ nCK or Pulsing low 3+ cycles (...0, 1, 0, 1, 0...)	Static low for 3+ nCK or Pulsing low 3+ cycles (...0, 1, 0, 1, 0...)	Static NOP for 3+ nCK if CS <sub>n</sub> held static low or Static NOP for 5+ nCK if CS <sub>n</sub> is pulsed low

Note 1 - MR2:OP[4], CS Assertion Duration, setting only applies to the MPC and VREFCA commands.

## 4.34 Write Pattern Command

Due to the significant percentage of writes that contain all zeros, this new mode is being proposed for inclusion into the DDR5 specification as a new WRITE Pattern command. When used effectively, the command can save power by not actually sending the data across the bus.

This new mode is operated very similar to a standard write command with the notable exceptions that it has its own encoded WRITE Pattern command, no data is sent on the DQ bus, no toggling of DQS is needed, and the DRAM does not turn on any internal ODT. ECC parity is based on the Write Pattern Mode data in MR48.

Upon receiving the command, the DRAM device will source the input for the memory array from the Write Pattern Mode Registers instead of from the DQ bits themselves. The DQ mapping across the burst is shown below in DQ output mapping table. The host will not send any data during this time. All timing constraints are still measured from the clocks where the write command data would have been transferred. e.g. tWR is measured from end of write burst to PRE as shown below in Figure 129. The pattern used for this mode is provided by the contents of MR48:OP[7:0]. That pattern can be all zeros, all ones, or something else, and can be changed with an MRW command to MR48. The power on default for this mode register is all zeros.

**Table 126 — Write Pattern Mode Register**

MR Address	WRITE Pattern	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR48	UI	Valid	Valid	Valid	Valid	Valid	Valid	Valid	Valid

NOTES:

1. OP[7:0] can be independently programmed with either “0” or “1”.
2. Default is all zeros for OP[7:0]
3. If CRC is enabled, ALERT\_n will not be issued from the DRAM during Write Pattern mode, and tCCD\_S=9tCK should be satisfied.

The DQ output mapping table below describes how the pattern stored in MR48 above will be mapped into the DRAM array across the DQ bits and Burst. The pattern is described as follows:

In the case of a x4 SDRAM device, only OP[3:0] will be used, with each bit of the pattern corresponding to DQ[3:0] respectively. The same OP value will be repeated over the entire burst for that bit (i.e. DQ0 store OP0 on every UI of the burst). Although OP[7:4] are not used for the x4, the original programmed MRW values will still be read during an MRR. OP[7:4] will not revert back to the default of zero.

In the case of a x8 SDRAM device, the whole pattern OP[7:0] will be used, with each bit of the pattern corresponding to DQ[7:0] respectively. The same OP value will be repeated over the entire burst for that bit. (i.e. DQ0 store OP0 on every UI of the burst)

In the case of a x16 SDRAM device, the whole pattern OP[7:0] will be used, with each bit of the pattern corresponding to DQL[7:0] respectively and then that pattern will be repeated for DQU[7:0]. The same OP value will be repeated over the entire burst for that bit. (i.e. DQ0 store OP0 on every UI of the burst)


The Burst Length (BL) supported in Write Pattern Mode is based on MR0 OP[1:0]. The Write Pattern Command (WRP) does not support On-The-Fly (OTF), resulting in the output values being either a fixed BL16 or BL32.

**Table 37 - Write Pattern DQ output mapping**

SDRAM CONFIG	BL16 x16	BL16 x8	BL16 x4	BL32 x4
UI	0-15	0-15	0-15	0-31
DQL0 / DQ0	OP0	OP0	OP0	OP0
DQL1 / DQ1	OP1	OP1	OP1	OP1
DQL2 / DQ2	OP2	OP2	OP2	OP2
DQL3 / DQ3	OP3	OP3	OP3	OP2
DQL4 / DQ4	OP4	OP4	-	
DQL5 / DQ5	OP5	OP5	-	
DQL6 / DQ6	OP6	OP6	-	
DQL7 / DQ7	OP7	OP7	-	
DQU0	OP0	-	-	
DQU1	OP1	-	-	
DQU2	OP2	-	-	
DQU3	OP3	-	-	
DQU4	OP4	-	-	
DQU0	OP5	-	-	
DQU6	OP6	-	-	
DQU7	OP7	-	-	

DML_n / DM_n	INVALID	INVALID	-	
DMU_n	INVALID	-	-	

Figure 129 — Example of Write Pattern Command



Note(s):

1. Refer to Table 52, Table 53 and Table 54 to determine if the timing parameter definition for WRITE to WRP is tCCD\_L\_WR or tCCD\_L\_WR2.

## 4.35 On-Die ECC

DDR5 devices shall implement internal Single Error Correction (SEC) ECC to improve the data integrity within the DRAM. The DRAM shall use 128 data bits to compute the ECC code of 8 ECC Check Bits.

For a x4 DDR5 device, internal prefetch for on-die ECC is 128 bits even though a x4 is a 64-bit prefetch device. For each read or write transaction in a x4 device, an additional section of the DRAM array is accessed internally to provide the required additional 64 bits used in the 128-bit ECC computation. In other words, in a x4 device, each 8-bit ECC Check Bit word is tied to two 64-bit sections of the DRAM. In the case of a x8 device, no extra prefetch is required, as the prefetch is the same as the external transfer size. For a x16 device, two 128-bit data words and their corresponding 8 check bits are fetched from different internal banks (same external bank address). Each 128 Data bits and the corresponding 8 check bits are checked separately and in parallel.

On reads, the DRAM corrects any single-bit errors before returning the data to the memory controller. The DRAM shall not write the corrected data back to the array during a read cycle.

On writes, the DRAM computes ECC and writes data and ECC bits to the array. If the external data transfer size is smaller than the 128 data bits code word (x4 devices), then DRAM will have to perform an internal 'read-modify-write' operation. The DRAM will correct any single-bit errors that result from the internal read before merging the incoming write data and then re-compute 8 ECC Check bits before writing data and ECC bits to the array. In the case of a x8 and x16 DDR5, no internal read is required.

For a x16 device, two 136-bit code words are read from two internal banks (same external bank address), one code word is mapped to DQ[0:7] and the other code word is mapped to DQ[8:15].

### 4.35.1 SEC Overview

The ECC blocks shown in Figure 127 are the ECC Check Bit Generator, Syndrome Generator, Syndrome Decode and Correction. The Check Bit Generator and Syndrome Generator blocks are fully specified by the H matrix.

The Syndrome Decode block executes the following function:

Zero Syndrome => No Error

Non-Zero Syndrome matches one of the columns of the H matrix => Flip Corresponding bit

Non-Zero Syndrome that does not match any of the columns in the H matrix => DUE

DUE: Detected Uncorrected




Figure 130 — On Die ECC Block Diagram

## 4.36 DDR5 ECC Transparency and Error Scrub


DDR5 ECC Transparency and Error Scrub incorporates an ECC Error Check and Scrub (ECS) mode with an error counting scheme for transparency. The ECS mode allows the DRAM to internally read, correct single bit errors, and write back corrected data bits to the array (scrub errors) while providing transparency to error counts. It is recommended that a full error scrub of the DRAM is performed a minimum of once every 24 hours.

There are two options for ECS mode, set via Mode Register. The Manual ECS mode (MR14:OP[7] = 1<sub>B</sub>) allows for ECS operations via the Multi-Purpose Command. The Automatic ECS mode (MR14:OP[7] = 0<sub>B</sub>, default setting) allows for the ECS to run internal to the DRAM.

The ECS feature is available on all device configurations.

ECS mode implements two counters to track ECC code word errors detected during operation: Error Counter (EC) and Errors per Row Counter (EpRC). The EC defaults to counting rows with errors; however, it may also be configured to count code words with errors. In row mode (default), the EC tracks the number of rows that have at least one code word error detected subject to a threshold filter. In the code word mode, the EC tracks the total number of code word errors, also subject to the threshold filter. The second counter, EpRC, tracks the error count of the row with the largest number of code word errors along with the address of that row. EpRC error reporting is also subject to a separate threshold filter. A general functional block diagram example of the ECS Mode operation is shown in Figure 131 while the ECC Error Checking and Scrub mode, Mode Register (MR14), is shown in Table 127 below.

**Figure 131 — Example of an ECC Transparency and Error Scrub Functional Block Diagram**



**Table 127 — MR14 ECC Transparency and Error Scrub Mode Register Information**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ECS Mode	Reset ECS Counter	Row Mode/ Code Word Mode	RFU	CID3	CID2	CID1	CID0

### 4.36.1 Mode Register and DRAM Initialization Prior to ECS Mode Operation

The ECC Transparency and Error Scrub counters are set to zero and the internal ECS Address Counters are initialized either by a RESET or by manually writing a 1 to MR14 OP[6]. If manual reset via mode register is utilized, mode register bit MR14 OP[6] shall be written back to a 0 before a subsequent reset can be applied.

ECS mode selections, MR14 OP[7], Manual/Automatic ECS Mode, and MR14 OP[5], row/code word mode shall be programmed during DRAM initialization and shall not be changed once the first ECS operation occurs unless followed by issuing a RESET or setting MR14 OP[6]=1<sub>B</sub>, otherwise an unknown operation could result during subsequent ECS operations.

Manual ECS mode is MR14 OP[7] = 1<sub>B</sub>. A manual ECS operation requires an MPC command with OP[7:0]=0000 1100<sub>B</sub>.


The DRAM must have all array bits written to prior to executing ECS operations to avoid generating false failures.

### 4.36.2 ECS Operation

All banks shall be precharged and in an idle state prior to executing a manual ECS operation.

Executing a manual ECS operation, MPC command with OP[7:0]=0000 1100<sub>B</sub>, generates the following internally self-timed command sequence: ACT→RD→WR→PRE. ECS operation timing is shown in Figure 132.

**Figure 132 — ECS Operation Timing Diagram**



**ECS Mode Timing Diagram**

The minimum time for the ECS operation to execute is  $t_{ECSc}$  ( $t_{MPC\_Delay} + t_{RCD} + WL + t_{WR} + t_{RP} + nCCK$ ).  $nCCK$  is required to satisfy  $t_{ECSc}$ .

**Table 128 — ECS Operation Timing Parameter**

Parameter	Symbol	Min	Max	Unit	NOTE
ECS Operation time	$t_{ECSc}$	Max(176nCK, 110ns)	-	ns	

Upon executing a manual ECS operation. DQ's will remain in RTT\_PARK and DQS in DQS\_RTT\_PARK. The only commands allowed other than DES during  $t_{ECSc}$  for a manual ECS operation are ODT NT commands, which may change the DQ and DQS termination state.

Any illegal usage of manual ECS mode (e.g. refresh or temperature violations) will result in operation not being guaranteed.

Executing a manual ECS operation by an MPC command with OP[7:0]=0000 1100<sub>B</sub> will issue an internally timed ACT command row activation based on the internal ECS Address Counters' row address,  $t_{MPC\_Delay}$  after the MPC command. The ACT command is to be followed by a WR command  $t_{RCD}$  later. The WR command will perform an internal Read-Modify-Write cycle on the code word determined by the internal ECS Address Counters' column address.

The internal Read-Modify-Write cycle will:

1. Read the entire code word (128 data bits and 8 check bits) from the array
2. Correct a single bit error in the code word or check bits, if an error is detected
3. Write the resultant code word back to the DRAM array

The WR command is followed by a PRE command  $WL + t_{WR}$  later. The PRE command will automatically re-enable the DRAM's I/Os and address inputs, and it will return the DRAM to idle mode  $t_{RP} + nt_{CK}$  later, after  $t_{ECSc}$  is satisfied.

For each ECS operation, ECS Address Counters increment the column address after each internal ECS WR command such that the next code word and check bits are selected. Once the column counter wraps (all code words and check bits on the row have been accessed), the row counter will increment until all code words on each of the rows within a bank are accessed. When the row counter wraps (all rows within the bank have been accessed), the bank counter will increment and the next bank within a bank group will repeat the process of accessing each code word. When the bank counter wraps, the bank group counter will increment and the next bank group will repeat the process of accessing each code word, until all bank groups within the DRAM have been accessed.

After all the code words within the DRAM are read, corrected, and written once, the bank group counter will wrap and the process begins again with the next manual ECS operation. The total number of manual ECS operations required to complete one cycle of Error Check and Scrub is density and configuration dependent, as listed in Table 147 below. The DRAM controller shall track the number of manual ECS operations to complete a full scrub of that device.

**Table 129 — Number of Code Words Per DRAM**

Configuration	8Gb	16Gb	24Gb	32Gb	64Gb
x4, x8, x16	$2^{26}$	$2^{27}$	$2^{27} * 1.5$	$2^{28}$	$2^{29}$

In order to complete a full Error Check and Scrub within the recommended 24 hours, the average periodic interval per ECS operation ( $t_{ECSint}$ ) is 86,400 seconds divided by the total number of manual ECS operations to complete one full cycle of ECS.  $t_{ECSint}$  is included in Table 130.

**Table 130 — Average Periodic ECS Interval ( $t_{ECSint}$ )**

Configuration	8Gb	16Gb	24Gb	32Gb	64Gb
x4, x8, x16	1.287mS	0.644mS	0.429mS	0.322mS	0.161mS

In order for the DDR5 SDRAM to perform automatic ECS operations when in Automatic ECS Mode, the host needs to issue periodic REFab commands or periodically enter Self Refresh mode. The maximum spacing between REFab commands or Self Refresh entry for the DRAM to complete the automatic scrub within the recommended 24 hours is  $t_{ECSint}$ . Meeting this REFab/Self-Refresh requirement allows the DRAM to perform the automatic ECS operations without placing additional restrictions on refresh mode usage, i.e. all bank/same bank refresh or normal/FGR mode refresh, while in Automatic ECS mode. REFab commands issued in excess of required by the DRAM for automatic ECS operations (one per  $t_{ECSint}$ ) may be used by the DRAM for normal refresh operation. Issuing multiple REF commands shall not exceed the total number allowed within a  $1 \times t_{REFI}$  window, as described in the Refresh Operation Scheduling Flexibility section of the spec.

When in Automatic ECS mode, the ECS commands and timing are generated and satisfied internal to the DRAM, following the Average Periodic ECS Interval timings to ensure that the Error Check and Scrub is completed and the transparency registers (MR16-20) are updated within the recommended 24-hour period.

The DRAM is required to perform automatic ECS operations while in Self Refresh mode to meet the Average Periodic ECS Interval timings, regardless of Self Refresh is entered from Manual or Automatic ECS mode. However, some variation in the DRAM scrubbing rate may be encountered while in Self Refresh since the DRAM will need to sync the internal operations to an internal oscillator frequency. Entering and exiting Self Refresh will not reset the ECS transparency counters/registers. Interval timing for the maximum spacing between REFab commands or another Self Refresh entry is allowed to restart upon Self Refresh exit.

### 4.36.3 ECS Threshold Filter

The ECC Transparency and Error Scrub scheme incorporates a user programmable ECS Threshold Filter that masks error counts less than the programmed filter value. The value is set using MR15 as listed in Table below. The default MR15 setting is 256 fails per Gb of memory cells (OP[2:0] = 011B).

#### MR15 Transparency ECC Error Threshold Count per Gb of Memory Cells

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU					OP[2:0]: 000 <sub>B</sub> = 4 OP[2:0]: 001 <sub>B</sub> = 16 OP[2:0]: 010 <sub>B</sub> = 64 <b>OP[2:0]: 011<sub>B</sub> = 256 (Default)</b> OP[2:0]: 100 <sub>B</sub> = 1024 OP[2:0]: 101 <sub>B</sub> = 4096 OP[2:0]: 110 <sub>B</sub> = RFU OP[2:0]: 111 <sub>B</sub> = RFU		

### 4.36.4 ECS Error Tracking

The type of error tracking provided by the ECC Transparency and Error Scrub is selectable using MR14 OP[5], which can track either the number of rows (default) or code words with errors using the Error Counter. The row or code word error count will be tracked and written to MR20 register. MR14 OP[5] is programmed during DRAM initialization and should not be changed once the first ECS command has been issued, otherwise an unknown operation could result. If MR14 OP[5] is changed without powering down, a MR14 OP[6] reset shall be issued prior to subsequent ECS commands to reinitialize the counters.

When the ECC row count mode is selected, the Error Counter (EC) increments each time a row with check bit errors is detected. After all rows, in all banks, in all bank groups have ECS operations performed, the result of the Error Counter is loaded into MR20, subject to error threshold reporting. The EC is reset after the value has been transferred to the mode register.

MR20 is shown in Table 131. EC[7:0] indicate error counts within a range. EC0 is set to "1" if  $EC0_{min}$  (the ETC set by MR15) has been reached, but the fail count is less than or equal to  $EC0_{max} = 2 * ETC * Density(Gb) - 1$ . Likewise, the min values of EC[7:1] are defined as  $EC[x]_{min} = ETC * Density(Gb) * 2^x$ , and max values are defined as  $EC[x]_{max} = 2 * (ETC * Density(Gb) * 2^x) - 1$ . The exception is EC7<sub>max</sub>, which is unlimited. The corresponding bit will be set if the error count is within the required range.

**Table 131 — MR20 Number of Rows or Code Word Errors per DRAM Die**

	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
MR20	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0

When the ECC code word error count mode is selected, the Error Counter (EC) increments each time a code word with check bit errors is detected. After all code words, on all rows, in all banks, in all bank groups had ECS commands performed, the result of the Error Counter is loaded into MR20, subject to error threshold reporting. The EC is reset after the value has been transferred to the mode register.

The ECC Errors per Row Counter increments the number of code words errors on a given row, after more than one error on a given row is detected. The EpRC counter is reset with each column address wrap. Each row's code word error count is compared to the previous code word error count to determine the row address with the highest error count within the DRAM die. After reading all code words on a row, the number of errors counted is compared to the number of errors from the previous row. If the previous row error count is less than the present row error count, the present larger error count is saved to the Previous High Error Count register, its associated address is saved to the Previous High Error Count Row/Bank Address/Bank Group register, and the present row error counter is cleared. If the previous row error count is greater than the present row error count, the previous row error count and register value remains unchanged, however the present row error counter is cleared.

After all rows, in all banks, in all bank groups have executed ECS operations, the result of the Previous High Error Count (address and error count) are latched into MR16:19 when the bank group counter wraps, if the Errors per Row Count (EpRC) meets or exceeds the Row Error Threshold Count (RETC) in Table 135. MR16:18 shown in Table 132 contains the information for the row with the highest number of code word errors and is allocated as A[17:0] Row Address, BA[1:0] Bank Address, BG[2:0] Bank Group Address.

MR19 shown in Table 132 contains the information for the Errors per Row Count (EpRC) for the number of code word errors on the highest failing row. REC[5:0] indicates error counts within a range. REC0 is set to "1" if  $REC0_{min}$  (the RETC defined in Table 133) has been reached, but the fail count is less than or equal to  $REC0_{max} = 2 * RETC - 1$ . Likewise, the min values of REC[5:1] are defined as  $REC[x]_{min} = RETC * 2^x$ , and max values are defined as  $REC[x]_{max} = 2 * (RETC * 2^x) - 1$ . The exception is  $REC5_{max}$ , which is unlimited. The corresponding bit will be set if the error count is within the required range.

**Table 132 — MR16-MR19 Address of Row with Max Errors and Error Count**

	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
MR16	R7	R6	R5	R4	R3	R2	R1	R0
MR17	R15	R14	R13	R12	R11	R10	R9	R8
MR18	RFU	BG2	BG1	BG0	BA1	BA0	R17	R16
MR19	RFU	RFU	REC5	REC4	REC3	REC2	REC1	REC0

**Table 133 — Row Error Threshold Count (RETC)**

	Error Count
Row Error Threshold Count (RETC)	4

The error counters (ECC Error Counter and ECC Errors per Row Counter) reset each time the bank group counter wraps. This process will occur on the ECS operation following the ECS operation that processed the last row in the last bank in the last bank group. The MR16:20 are not cleared after being read from, they will retain the most recent written data until they are rewritten during a subsequent bank group wrap or reset by either issuing a RESET or setting MR14 OP[6] to a 1.

### 4.36.5 3DS Operation

The ECS feature supports 3DS stacking where the Chip ID, MR14 OP[3:0] (CID3:0 respectively), command bits steer the ECS command to the proper mode registers MR14-MR20 within the die stack. The CID[3:0] bits will be ignored for MRW commands to MR14 or MR15, resulting in identical transparency settings for all die in a 3DS stack. The CID[3:0] bits must be set for MRR commands to MR14-MR20 to read out the data from the target die in the 3DS stack. The CID[3:0] bits will also be used by the Manual ECS MPC command. For single die packages, the CID[3:0] bits should all be set to '0'.

Mode register configuration and readout of mode register data requires per DRAM addressing mode.

Broadcasting the Manual ECS MPC command to all die in the stack is not supported. The Manual ECS MPC command to command spacing requires waiting  $t_{ECS}$ , even to different die in the stack. The only commands allowed during  $t_{ECS}$  for a manual ECS Operation are ODT NT commands..

## 4.37 CRC

### 4.37.1 CRC polynomial and logic equation

DDR5 supports CRC for write and read operations. Write and read CRC can be enabled by separate mode register bits. Write CRC and data mask functions are not supported at the same time and cannot be enabled together.

The CRC polynomial used by DDR5 is the ATM-8 HEC,  $X^8+X^2+X^1+1$  that is same as used on DDR4. A combinatorial logic block implementation of this 8-bit CRC for 64-bits of data contains TBD two-input XOR gates contained in eight 6 XOR gate deep trees.

The Table x shows error detection coverage of DDR5 CRC.

**Table 134 — Error Detection Details**

ERROR TYPE	DETECTION CAPABILITY
Random Single Bit Error	100%
Random Double Bit Error	100%
Random Odd Count Error	100%
Random Multi-Bit Error within Two adjacent Transfers	100%

#### CRC COMBINATORIAL LOGIC EQUATIONS

```

module CRC8_D64;
// polynomial: (0 1 2 8)
// data width: 64
// convention: the first serial data bit is D[63]
// initial condition all 0 implied
function [7:0]
nextCRC8_D64;
input [63:0] Data;
reg [63:0] D;
reg [7:0] NewCRC;
begin
D = Data
;
NewCRC[0] = D[63] ^ D[60] ^
D[56] ^ D[54] ^ D[53] ^ D[52] ^ D[50] ^ D[49] ^ D[48] ^
D[45] ^ D[43] ^ D[40] ^ D[39] ^ D[35] ^ D[34] ^ D[31] ^
D[30] ^ D[28] ^ D[23] ^ D[21] ^ D[19] ^ D[18] ^ D[16] ^
D[14] ^ D[12] ^ D[8] ^ D[7] ^ D[6] ^ D[0] ;
NewCRC[1] = D[63] ^ D[61] ^ D[60] ^ D[57] ^
D[56] ^ D[55] ^ D[52] ^ D[51] ^ D[48] ^ D[46] ^ D[45] ^
D[44] ^ D[43] ^ D[41] ^ D[39] ^ D[36] ^ D[34] ^ D[32] ^
D[30] ^ D[29] ^ D[28] ^ D[24] ^ D[23] ^ D[22] ^ D[21] ^
D[20] ^ D[18] ^ D[17] ^ D[16] ^ D[15] ^ D[14] ^ D[13] ^
D[12] ^ D[9] ^ D[6] ^ D[1] ^ D[0];
NewCRC[2] = D[63] ^ D[62] ^ D[61] ^ D[60] ^
D[58] ^ D[57] ^ D[54] ^ D[50] ^ D[48] ^ D[47] ^ D[46] ^
D[44] ^ D[43] ^ D[42] ^ D[39] ^ D[37] ^ D[34] ^ D[33] ^
D[29] ^ D[28] ^ D[25] ^ D[24] ^ D[22] ^ D[17] ^ D[15] ^
D[13] ^ D[12] ^ D[10] ^ D[8] ^ D[6] ^ D[2] ^ D[1] ^ D[0];
NewCRC[3] = D[63] ^ D[62] ^ D[61] ^ D[59] ^

```

```

D[58] ^ D[55] ^ D[51] ^ D[49] ^ D[48] ^ D[47] ^ D[45] ^
D[44] ^ D[43] ^ D[40] ^ D[38] ^ D[35] ^ D[34] ^ D[30] ^
D[29] ^ D[26] ^ D[25] ^ D[23] ^ D[18] ^ D[16] ^ D[14] ^
D[13] ^ D[11] ^ D[9] ^ D[7] ^ D[3] ^ D[2] ^ D[1];
NewCRC[4] = D[63] ^ D[62] ^ D[60] ^
D[59] ^ D[56] ^ D[52] ^ D[50] ^ D[49] ^ D[48] ^ D[46] ^
D[45] ^ D[44] ^ D[41] ^ D[39] ^ D[36] ^ D[35] ^ D[31] ^
D[30] ^ D[27] ^ D[26] ^ D[24] ^ D[19] ^ D[17] ^ D[15] ^
D[14] ^ D[12] ^ D[10] ^ D[8] ^ D[4] ^ D[3] ^ D[2];
NewCRC[5] = D[63] ^ D[61] ^ D[60] ^
D[57] ^ D[53] ^ D[51] ^ D[50] ^ D[49] ^ D[47] ^ D[46] ^
D[45] ^ D[42] ^ D[40] ^ D[37] ^ D[36] ^ D[32] ^ D[31] ^
D[28] ^ D[27] ^ D[25] ^ D[20] ^ D[18] ^ D[16] ^ D[15] ^
D[13] ^ D[11] ^ D[9] ^ D[5] ^ D[4] ^ D[3];
NewCRC[6] = D[62] ^ D[61] ^ D[58] ^
D[54] ^ D[52] ^ D[51] ^ D[50] ^ D[48] ^ D[47] ^ D[46] ^
D[43] ^ D[41] ^ D[38] ^ D[37] ^ D[33] ^ D[32] ^ D[29] ^
D[28] ^ D[26] ^ D[21] ^ D[19] ^ D[17] ^ D[16] ^ D[14] ^
D[12] ^ D[10] ^ D[6] ^ D[5] ^ D[4];
NewCRC[7] = D[63] ^ D[62] ^ D[59] ^
D[55] ^ D[53] ^ D[52] ^ D[51] ^ D[49] ^ D[48] ^ D[47] ^
D[44] ^ D[42] ^ D[39] ^ D[38] ^ D[34] ^ D[33] ^ D[30] ^
D[29] ^ D[27] ^ D[22] ^ D[20] ^ D[18] ^ D[17] ^ D[15] ^
D[13] ^ D[11] ^ D[7] ^ D[6] ^ D[5];
nextCRC8_D64 = NewCRC;

```

#### 4.37.2 CRC data bit mapping for x4 devices

The following figure shows detailed bit mapping for a x4 device. This bit mapping is common between write and read CRC operations.

	Transfer																	
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
DQ0	d0	d4	d8	d12	d16	d20	d24	d28	d32	d36	d40	d44	d48	d52	d56	d60	CRC0	CRC4
DQ1	d1	d5	d9	d13	d17	d21	d25	d29	d33	d37	d41	d45	d49	d53	d57	d61	CRC1	CRC5
DQ2	d2	d6	d10	d14	d18	d22	d26	d30	d34	d38	d42	d46	d50	d54	d58	d62	CRC2	CRC6
DQ3	d3	d7	d11	d15	d19	d23	d27	d31	d35	d39	d43	d47	d51	d55	d59	d63	CRC3	CRC7

Figure 133 — CRC bit mapping for x4 device

### 4.37.3 CRC data bit mapping for x8 devices

The following figure shows detailed bit mapping for a x8 device. This bit mapping is common between write and read CRC operations. x8 devices have two DQ nibbles and each DQ nibble has its own eight CRC bits to protect 64 data bits. Therefore, a x8 device will have two identical CRC trees implemented.

	Transfer																	
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
DQ0	d0	d4	d8	d12	d16	d20	d24	d28	d32	d36	d40	d44	d48	d52	d56	d60	CRC0	CRC4
DQ1	d1	d5	d9	d13	d17	d21	d25	d29	d33	d37	d41	d45	d49	d53	d57	d61	CRC1	CRC5
DQ2	d2	d6	d10	d14	d18	d22	d26	d30	d34	d38	d42	d46	d50	d54	d58	d62	CRC2	CRC6
DQ3	d3	d7	d11	d15	d19	d23	d27	d31	d35	d39	d43	d47	d51	d55	d59	d63	CRC3	CRC7
DQ4	d0	d4	d8	d12	d16	d20	d24	d28	d32	d36	d40	d44	d48	d52	d56	d60	CRC0	CRC4
DQ5	d1	d5	d9	d13	d17	d21	d25	d29	d33	d37	d41	d45	d49	d53	d57	d61	CRC1	CRC5
DQ6	d2	d6	d10	d14	d18	d22	d26	d30	d34	d38	d42	d46	d50	d54	d58	d62	CRC2	CRC6
DQ7	d3	d7	d11	d15	d19	d23	d27	d31	d35	d39	d43	d47	d51	d55	d59	d63	CRC3	CRC7

Figure 134 — CRC bit mapping for x8 device

### 4.37.4 CRC data bit mapping for x16 devices

The following figure shows detailed bit mapping for a x16 device. This bit mapping is common between write and read CRC operations. x16 devices have four DQ nibbles and each DQ nibble has its own eight CRC bits to protect 64 data bits. Therefore, a x16 device will have four identical CRC trees implemented.

	Transfer																	
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
DQ0	d0	d4	d8	d12	d16	d20	d24	d28	d32	d36	d40	d44	d48	d52	d56	d60	CRC0	CRC4
DQ1	d1	d5	d9	d13	d17	d21	d25	d29	d33	d37	d41	d45	d49	d53	d57	d61	CRC1	CRC5
DQ2	d2	d6	d10	d14	d18	d22	d26	d30	d34	d38	d42	d46	d50	d54	d58	d62	CRC2	CRC6
DQ3	d3	d7	d11	d15	d19	d23	d27	d31	d35	d39	d43	d47	d51	d55	d59	d63	CRC3	CRC7
DQ4	d0	d4	d8	d12	d16	d20	d24	d28	d32	d36	d40	d44	d48	d52	d56	d60	CRC0	CRC4
DQ5	d1	d5	d9	d13	d17	d21	d25	d29	d33	d37	d41	d45	d49	d53	d57	d61	CRC1	CRC5
DQ6	d2	d6	d10	d14	d18	d22	d26	d30	d34	d38	d42	d46	d50	d54	d58	d62	CRC2	CRC6
DQ7	d3	d7	d11	d15	d19	d23	d27	d31	d35	d39	d43	d47	d51	d55	d59	d63	CRC3	CRC7
DQ8	d0	d4	d8	d12	d16	d20	d24	d28	d32	d36	d40	d44	d48	d52	d56	d60	CRC0	CRC4
DQ9	d1	d5	d9	d13	d17	d21	d25	d29	d33	d37	d41	d45	d49	d53	d57	d61	CRC1	CRC5
DQ10	d2	d6	d10	d14	d18	d22	d26	d30	d34	d38	d42	d46	d50	d54	d58	d62	CRC2	CRC6
DQ11	d3	d7	d11	d15	d19	d23	d27	d31	d35	d39	d43	d47	d51	d55	d59	d63	CRC3	CRC7
DQ12	d0	d4	d8	d12	d16	d20	d24	d28	d32	d36	d40	d44	d48	d52	d56	d60	CRC0	CRC4
DQ13	d1	d5	d9	d13	d17	d21	d25	d29	d33	d37	d41	d45	d49	d53	d57	d61	CRC1	CRC5
DQ14	d2	d6	d10	d14	d18	d22	d26	d30	d34	d38	d42	d46	d50	d54	d58	d62	CRC2	CRC6
DQ15	d3	d7	d11	d15	d19	d23	d27	d31	d35	d39	d43	d47	d51	d55	d59	d63	CRC3	CRC7

Figure 135 — CRC bit mapping for x16 device

#### 4.37.5 Write CRC for x4, x8 and x16 devices

The controller generates the CRC checksum and forms the write data frames as shown in Chapter 4.37.2 to Chapter 4.37.4.

Write CRC function can be enabled or disabled per each nibble independently in x8 device. There are two separate write CRC enable MR bits (for upper and lower nibbles) defined for x8. When at least one of two write CRC enable bits is set to '1' in x8, the timings of write CRC enable mode is applied to the entire device (i.e. both nibbles). When write CRC is enable in one nibble and disabled in the other nibble in x8, then the DRAM does not check CRC errors on the disabled nibble, and hence the ALERT\_n signal and any internal status bit related to CRC error is not impacted by the disabled nibble.

In case of x4 or x16, only one of two write CRC enable bit is used as defined in the MR table (figure TBD). The unused write CRC enable bit is don't care in x4 and x16, i.e., MR50 OP[2] is set to low for x4 and x16 devices.

The DRAM checks for an error in received code words per each write CRC enabled nibble by comparing the received checksum against the computed checksum and reports errors using the ALERT\_n signal if there is a mismatch in any of nibbles.

DRAM can write data to the DRAM core without waiting for CRC check for full writes. If bad data is written to the DRAM core then controller will retry the transaction and overwrite the bad data. Controller is responsible for data coherency.

There is no write latency adder when write CRC is enabled.

#### 4.37.6 Write CRC auto-disable

Write CRC auto-disable mode is enabled by programming the Write CRC auto-disable mode enable bit MR50:OP[4] to '1'. When this mode is enabled, the DDR5 SDRAM counts the number of Write CRC error occurrences per device, regardless of configuration (x4, x8 or x16). When the number of Write CRC errors exceeds the Write CRC Auto-Disable Threshold (between 0 and 127) as programmed in MR51:OP[6:0], the DDR5 SDRAM disables Write CRC error checking of all nibbles and sets the Write CRC auto-disable status bit MR50:OP[5] to '1'. To exceed the Write CRC Auto-Disable Threshold, the number of Write CRC errors must occur within the Write CRC Auto-Disable Window described below.

Unless the Write CRC auto-disable status bit is set, the Write CRC error counter is reset after the predetermined number of writes between 0 and 127, where 0 means an infinite window, as programmed in MR52:OP[6:0], so that the Write CRC error count will accumulate during each Write CRC Auto-Disable Window. Once the Write CRC auto-disable status bit is set, the write CRC error checking is not re-enabled at the end of the Write CRC Auto-Disable Window, even though the Write CRC error counter is reset below the threshold value.

Write CRC error checking can be re-enabled by resetting the Write CRC auto-disable status bit MR50:OP[5] to '0'. This will reset the Write CRC error counter and restart the Write CRC Auto-Disable Window.

Prior to changing the Write CRC Auto-Disable Threshold as programmed in MR51:OP[6:0] or the Write CRC Auto-Disable Window as programmed in MR52:OP[6:0], the host shall disable the Write CRC Auto-Disable mode, MR50:OP[4]=0. Once the updated values have been programmed in MR51 and/or MR52, Write CRC Auto-Disable mode can be (re)enabled, MR50:OP[4]=1. Disabling the Write CRC Auto-Disable mode, if enabled, will reset the DRAM's Write CRC error counter and restart the Write CRC Auto-Disable Window. However, if the Write CRC auto-disable status bit had previously been set to '1', MR50:OP[5]=1, the host is required to set MR50:OP[5]=0 to resume error counting.

Changes to the Write CRC auto-disable threshold (MR51) and window (MR52) settings are only allowed when the CRC Write auto-disable mode is disabled

(MR50[4]=0).

If the CRC auto-disable threshold is reached and the DDR5 SDRAM was already driving ALERT\_n to low due to the current or a previous Write CRC error, then ALERT\_n may be released upon satisfying CRC\_ALERT\_PW\_min.

When Write CRC auto-disable mode is disabled, MR50:OP[4] = 0, Write CRC error counters may remain at reset values even if Write CRC errors occur.

#### 4.37.7 Read CRC for x4, x8 and x16 devices

The DDR5 SDRAM generates the CRC checksum and forms the read data frames as shown in Chapter 4.37.2 to Chapter 4.37.4. The controller can check for an error in received code words per nibble by comparing the received checksum against the computed checksum and if there is a mismatch in any of nibbles then controller may retry the transaction.

Read latency adder when read CRC is enabled depends on data rate as shown in the table below.

**Table 135 — Read CRC Latency Adder**

Data Rate (MT/s)	Read CRC Latency Adder (nCK)
2000 ≤ Data Rate ≤ 2100	0
3200 MT/s ≤ Data Rate ≤ 6000 MT/s	0
6000 MT/s < Data Rate ≤ 6400 MT/s	2
6800 MT/s < Data Rate ≤ 8400 MT/s	4

#### 4.37.8 CRC Burst Order

When Write CRC is enabled, the CRC bits are calculated based on the sequential burst address order of the write data for the Write command. This sequential order is '0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F' in BL16, and '0,1,2,3,4,5,6,7,T,T,T,T,T,T,T,T' or '8,9,A,B,C,D,E,F,T,T,T,T,T,T,T,T' in BC8 OTF.

When Read CRC is enabled, the DDR5 SDRAM's CRC generator overrides the CA burst order bits C3 and C2 to '00', and CRC bits are calculated based on the sequential burst address order of the read data for the Read command. This sequential order is '0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F' in BL16, and '0,1,2,3,4,5,6,7,T,T,T,T,T,T,T,T' or 'T,T,T,T,T,T,T,T,8,9,A,B,C,D,E,F' in BC8 OTF. The override values do not modify the actual data burst ordering, and are only used for the CRC calculations. Actual data burst follows the burst order as indicated by C3 and C2 in the Read command.

### 4.37.9 Write CRC error handling


When DRAM detects CRC error on received code words in any of nibbles, then it drives ALERT\_n signal to '0' for TBD clocks.

The latency to ALERT\_n signal is defined as tCRC\_ALERT in the figure below.

DRAM will set Write CRC Error Status bit in A[3] of MR50 to '1' upon detecting a CRC error. The Write CRC Error Status bit remains Group At '1' until the host clears it explicitly using an MRW command.

The controller upon seeing an error as a pulse width will retry the write transactions. The controller understands the worst-case delay for ALERT\_n (during init) and can backup the transactions accordingly or the controller can be made more intelligent and try to correlate the write CRC error to a specific rank or a transaction. The controller is also responsible for opening any pages and ensuring that retrying of writes is done in a coherent fashion.

The pulse width may be seen longer than TBD clocks at the controller if there are multiple CRC errors as the ALERT\_n is a daisy chain bus.



**Figure 136 — CRC Error Reporting Timing diagram**

Note(s):

1. CRC\_ALERT\_PW is specified from the point where the DRAM starts to drive the signal low to the point where the DRAM driver releases and the controller starts to pull the signal up.
2. Timing diagram applies to x4, x8 and x16 devices.

**Table 136 — CRC Error Handling Timing Parameters**

Symbol	Description	min	max	unit
tCRC_ALERT	CRC Alert Delay Time	3	13	ns
CRC_ALERT_PW	CRC Alert Pulse Width	12	20	nCK

#### 4.37.10 CRC bit mapping in BC8 mode

CRC bits are always transferred on 17th and 18th UI, in BC8 mode. When read CRC is enabled during BC8 read, DQ bits are driven high and DQS is toggled by DRAM during the chopped data bursts. When write CRC is enabled during BC8 write, DQ bits must be driven high and DQS must be toggled by controller during the chopped data bursts. In BC8 mode, read CRC and write CRC bits are calculated with the inputs to the CRC engine for the chopped data bursts replaced by all '1's.

	Transfer																	
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
DQ0	d0	d4	d8	d12	d16	d20	d24	d28	1	1	1	1	1	1	1	1	CRC0	CRC4
DQ1	d1	d5	d9	d13	d17	d21	d25	d29	1	1	1	1	1	1	1	1	CRC1	CRC5
DQ2	d2	d6	d10	d14	d18	d22	d26	d30	1	1	1	1	1	1	1	1	CRC2	CRC6
DQ3	d3	d7	d11	d15	d19	d23	d27	d31	1	1	1	1	1	1	1	1	CRC3	CRC7

Figure 137 — CRC bit mapping in BC8 modes for x4 device

	Transfer																	
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
DQ0	d0	d4	d8	d12	d16	d20	d24	d28	1	1	1	1	1	1	1	1	CRC0	CRC4
DQ1	d1	d5	d9	d13	d17	d21	d25	d29	1	1	1	1	1	1	1	1	CRC1	CRC5
DQ2	d2	d6	d10	d14	d18	d22	d26	d30	1	1	1	1	1	1	1	1	CRC2	CRC6
DQ3	d3	d7	d11	d15	d19	d23	d27	d31	1	1	1	1	1	1	1	1	CRC3	CRC7
DQ4	d0	d4	d8	d12	d16	d20	d24	d28	1	1	1	1	1	1	1	1	CRC0	CRC4
DQ5	d1	d5	d9	d13	d17	d21	d25	d29	1	1	1	1	1	1	1	1	CRC1	CRC5
DQ6	d2	d6	d10	d14	d18	d22	d26	d30	1	1	1	1	1	1	1	1	CRC2	CRC6
DQ7	d3	d7	d11	d15	d19	d23	d27	d31	1	1	1	1	1	1	1	1	CRC3	CRC7

Figure 138 — CRC bit mapping in BC8 modes for x8 device

	Transfer																	
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
DQ0	d0	d4	d8	d12	d16	d20	d24	d28	1	1	1	1	1	1	1	1	CRC0	CRC4
DQ1	d1	d5	d9	d13	d17	d21	d25	d29	1	1	1	1	1	1	1	1	CRC1	CRC5
DQ2	d2	d6	d10	d14	d18	d22	d26	d30	1	1	1	1	1	1	1	1	CRC2	CRC6
DQ3	d3	d7	d11	d15	d19	d23	d27	d31	1	1	1	1	1	1	1	1	CRC3	CRC7
DQ4	d0	d4	d8	d12	d16	d20	d24	d28	1	1	1	1	1	1	1	1	CRC0	CRC4
DQ5	d1	d5	d9	d13	d17	d21	d25	d29	1	1	1	1	1	1	1	1	CRC1	CRC5
DQ6	d2	d6	d10	d14	d18	d22	d26	d30	1	1	1	1	1	1	1	1	CRC2	CRC6
DQ7	d3	d7	d11	d15	d19	d23	d27	d31	1	1	1	1	1	1	1	1	CRC3	CRC7
DQ8	d0	d4	d8	d12	d16	d20	d24	d28	1	1	1	1	1	1	1	1	CRC0	CRC4
DQ9	d1	d5	d9	d13	d17	d21	d25	d29	1	1	1	1	1	1	1	1	CRC1	CRC5
DQ10	d2	d6	d10	d14	d18	d22	d26	d30	1	1	1	1	1	1	1	1	CRC2	CRC6
DQ11	d3	d7	d11	d15	d19	d23	d27	d31	1	1	1	1	1	1	1	1	CRC3	CRC7
DQ12	d0	d4	d8	d12	d16	d20	d24	d28	1	1	1	1	1	1	1	1	CRC0	CRC4
DQ13	d1	d5	d9	d13	d17	d21	d25	d29	1	1	1	1	1	1	1	1	CRC1	CRC5
DQ14	d2	d6	d10	d14	d18	d22	d26	d30	1	1	1	1	1	1	1	1	CRC2	CRC6
DQ15	d3	d7	d11	d15	d19	d23	d27	d31	1	1	1	1	1	1	1	1	CRC3	CRC7

Figure 139 — CRC bit mapping in BC8 modes for x16 device

#### 4.37.11 CRC bit mapping in BL32 mode

In BL32 mode, CRC bits are separately calculated for the first half and the second half of the data. CRC bits for the first half of the data are transferred on 17th and 18th UI, and CRC bits for the second half of the data are transferred on 35th and 36th UI.

## 4.38 Loopback

With Loopback, DDR5 can feed a received signal or data back out to an external receiver for multiple purposes. Loopback allows the host (memory controller or test instrument) to monitor data that was just sent to the DRAM without having to store the data in the DRAM or use READ operations to retrieve data sent to the DRAM. Loopback in DDR5 DRAM requires that the data be sent to the Loopback path before sending it to the core so no READ/WRITE commands are required for Loopback to be operational. There are also inherent limitations when characterizing the receiver using statistical analysis methods such as Bit Error Rate (BER) analysis. At  $BER=1E^{-16}$ , for example, (1) there is not enough memory depth in the DRAM to store all the  $1E^{+16}$  data; (2) the amount of time to perform multiple WRITE/READ commands to/from the memory is prohibitively long; (3) since the amount of time involved performing these operations is much longer than the DRAM refresh rate interval, the host or memory controller must also manage Refreshes during testing to ensure data retention; and (4) limited pattern depth means limited Inter Symbol Interference (ISI) and limited Random Jitter (Rj), and, therefore, limited errors at the receiver. Use of the Loopback feature is a necessity for characterizing the receiver without the limitations and complexities of other traditional validation methods. Loopback can also be used during “normal” operation, i.e., during training and when an operating system is loaded.

### 4.38.1 Loopback Output Definition

The Loopback requires two output pins (one single-ended Loopback strobe LBDQS and one single-ended Loopback data LBDQ). Pin assignment location for Loopback pins are defined as A9 for LBDQS and A1 for LBDQ.

The default RTT state for Loopback is RTT\_OFF, designated by MR36:OP[2:0] = 000B. In this state, both the LBDQS and LBDQ outputs are disabled. If the Loopback pins of several DDR5 SDRAM devices are connected together and the “end” device needs termination, there is an RZQ/5 (48ohms) option available by setting MR36:OP[2:0] = 101B.

Selecting a Loopback Select Phase A(MR53:OP[6:5]=00<sub>B</sub>) and Output value via MR53:OP[4:0] other than the default, Loopback Disabled(MR53:OP[4:0]=00000<sub>B</sub>), will result in the LBDQS and LBDQ pins to transition from the RTT\_OFF to a DRAM Drive State.

Before changing the Loopback Output Select from upper byte to lower byte or vice versa, host shall set Loopback Output Select to MR53:OP[4:0]=00000<sub>B</sub> to make Loopback mode be Disabled.

The LBDQS output will transition with the differential input crossing point of DQS\_t/DQS\_c for x4 and x8 device configurations, plus latency. LBDQS will transition with DQSL\_t/DQSL\_c for x16 devices if DML or a DQL is selected for output, or with DQSU\_t/DQSU\_c for x16 devices if DMU or a DQU is selected for output. If an RFU output is selected, or if DMU or a DQU is selected on a x4 or x8 device where DQSU\_t/DQSU\_c are not valid, LBDQS will remain in a DRAM Drive State.

The LBDQ output will transition with the receiver data state of the DM or DQ pin selected by MR53:OP[4:0]. If an RFU output is selected, or if an invalid output for device configuration is selected, the LBDQ output will remain in a DRAM Drive State.

**Table 137 — Loopback Output Definition**

Condition	LBDQS	LBDQ	NOTE
Loopback Disabled	RTT_Loopback	RTT_Loopback	
Loopback Enabled	Selected Phase	Selected Phase and Selected DQ	1


Note 1: Selection of an unsupported DM/DQ for the device configuration will result in undefined LBDQS/LBDQ output.

### 4.38.2 Loopback Phase

Due to the high data rates of the DDR5 SDRAM, Loopback may be implemented with 2-way or 4-way interleaved outputs. With a 2-way implementation, the DQS and selected DM/DQ will be sampled and output every 1 CK or 2 UI. Similarly, with a 4-way implementation, the DQS and selected DM/DQ will be sampled and output every 2 CK or 4 UI.

To be able to sample all bits with a 2-way or 4-way interleave implementation, the Loopback Select Phase programmed in MR53:OP[6:5] allow selection of the DQS/DM/DQ phase to be output. In 2-way mode, Phase A and Phase B are valid options. In 4-way mode, Phase A, Phase B, Phase C and Phase D, are valid options.

**Figure 140** shows an example of a Loopback implementation for 4-way interleave x4 DRAM. This example requires a divided clock to produce DQS\_0, DQS\_90, DQS\_180 and DQS\_270. Phase A through D refers to the 4-bit naturally aligned bits in a data stream. The output of the DQ slicer runs at 1/4 the speed as received data. In a 4-way interleave design, the data is received at full speed, but internally the data is latched only at quarter speed. For example, if the input bit stream consists of A, B, C, D, then the multiplexer input “A” receives data bit A and strobe DQS\_0; multiplexer input “B” receives data bit B and strobe DQS\_90; multiplexer input “C” receives data bit C and strobe DQS\_180; and multiplexer input “D” receives data bit D and DQS\_270.



**Figure 140 — Example of 4-Way Interleave Loopback Circuit on a x4 SDRAM**

### 4.38.3 Loopback Output Mode

Loopback Output Mode selects whether to output LBDQS and LBDQ in Normal Output Mode or Write Burst Output Mode, based on MR53:OP[7]. In the default Normal Output Mode (MR53:OP[7] = 0<sub>B</sub>), the selected DM/DQ state is captured with every DQS<sub>t</sub>/DQS<sub>c</sub> toggle for the selected Loopback Phase. In Write Burst Output Mode (MR53:OP[7] = 1<sub>B</sub>), the selected DM/DQ state will be output on LBDQ when qualified by the write enable, which means data is only captured during the write burst and not during the preamble or postamble.

#### 4.38.3.1 Loopback Normal Output Mode (Default)

In Normal Output Mode (MR53:OP[7] = 0<sub>B</sub>), the selected DM/DQ state is captured with every DQS<sub>t</sub>/DQS<sub>c</sub> toggle for the selected Loopback Phase and output on LBDQ. The LBDQS output will be delayed by  $t_{LBDLY}$  from the selected DQS<sub>t</sub>/DQS<sub>c</sub> Loopback Phase. Phase C and D are inverted from Phase A and B, respectively. Since no Write commands are required in Normal Output Mode, MR settings pertaining to preamble, postamble, CWL are ignored by the Loopback function.

Additional requirements for Normal Output Mode:

- Loopback in Normal Output mode is not supported after completing Write Leveling training with Internal Write Timing mode set MR2:OP[7]=1.
- DQS must be driven differentially low (DQS<sub>t</sub> low, DQS<sub>c</sub> high) prior to entry into Normal Output Mode.
- DQS<sub>t</sub>/DQS<sub>c</sub> must be continuously driven during Loopback operation. (HiZ state not allowed.)
- Only DSEL and MRW commands applied at command pins during Normal Output Mode.
- RESET is required to exit Loopback Normal Output Mode.

No DFE Reset is assumed after first rising edge of DQS<sub>t</sub>. DDR5 SDRAM array data is not guaranteed after entering Normal Output Mode.

#### 4.38.3.2 Loopback Normal Output Mode Timing Diagrams

Loopback Normal Output Mode entry and output example timing diagrams are shown below.




Figure 141 — Loopback Normal Output Mode Entry




Figure 142 — Loopback Normal Output 4-Way Mode PhaseB Example




Figure 143 — Loopback Normal Output Mode 4-Way PhaseB 1CK mid Gap Example




Figure 144 — Loopback Normal Output Mode 4-Way PhaseB 2CK Gap Example




Figure 145 — Loopback Normal Output Mode 4-Way PhaseC 2CK Gap Example

### 4.38.3.3 Loopback Write Burst Output Mode

In Write Burst Output Mode (MR53:OP[7] = 1<sub>B</sub>), Loopback data is only generated during the write burst, so it is effectively masked for the DQS toggles during the preamble or postamble. Normal Write operation for the Command, DQS and DM/DQ is assumed. MR settings pertaining to preamble, postamble, CWL apply, as they do for any Write command.

To prevent Loopback interference on the DRAM within the normal data path, the DRAM optionally may output the 2nd preamble pulse for the special case of WPRE=4CK and selection of Phase C or D for Data Burst Bit phase alignment or Phase A or B for Strobe phase alignment. With this behavior, all phases are inverted from normal behavior.

Implementation of 2-way or 4-way interleave Loopback introduces complexity in Write Burst Mode when the DQS toggle is not continuous. If the DQS toggle is continuously generated by Write commands spaced BL/2, Loopback will align the LBDQS/LBDQ output with the selected phase for all write bursts. If the DQS toggle is not continuous due to gaps in Write commands spaced greater than BL/2, LBDQS/LBDQ may not align with the selected phase after the first write burst unless the “gap” is at least 16 CK (Write, BL/2 + 16CK, Write).

**Table 138 — Loopback Output Phase**

Write to Write Separation	Phase	NOTE
$X = BL/2$	Selected	
$BL/2 < X < BL/2 + 32$	Determined via analysis of specific conditions	1
$X \geq BL/2 + 32$	Selected	

Note 1: Specific conditions include 2-way/4-way interleave implementation, selected phase, data rate, preamble, postamble and write burst gap duration.


In the case where continuous bursts are not issued in Loopback Write Burst Output Mode, selection of Phase C or D for Data Burst Bit phase alignment or Phase A or B for Strobe phase alignment may result in the last tLBQSH width of a burst that does not comply with spec.

Additional requirements for Write Burst Output Mode:


- Write Leveling training is required prior to Write Burst Loopback operation.
- All Write timing and voltage requirements must be followed. Failure to meet this requirement results in unknown data written to DRAM, and the Loopback pins may not output the captured input data as expected.

### 4.38.3.4 Loopback Write Burst Output Mode Timing Diagrams


Loopback Write Burst Output Mode timing diagram examples are shown below.




**Figure 146 — Loopback Write Burst Output Mode 4-Way PhaseB WPRE=2CK Example**



**Figure 147 — Loopback Write Burst Output Mode 4-Way PhaseC WPRE=2CK Example**



**Figure 148 — Loopback Write Burst Output Mode 4-Way PhaseB Data Burst Bit and PhaseD Strobe Alignment WPRE=4CK Optional Example**



**Figure 149 — Loopback Write Burst Output Mode 4-Way PhaseC Data Burst Bit and PhaseA Strobe Alignment WPRE=4CK Optional Example**

### 4.38.4 Loopback Timing and Levels

The LBDQS output will be delayed from the selected DQS\_t/DQS\_c Loopback Phase. The timing parameter,  $t_{LBDLY}$ , is shown in Table 139.

**Table 139 — Loopback LBDQS Output Timing**

Speed		DDR5-3200/3600/4000/4400		DDR5-4800/5200		DDR5-5600/6000/6400		Units	NOTE
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX		
<b>Loopback Timing</b>									
LBDQS Delay from Selected DQS Loopback Phase	$t_{LBDLY}$	-	20	-	TBD	-	TBD	ns	

The interaction between LBDQS and LBDQ is described in section 9.10 Loopback Output Timing.

ODT for Loopback is described in Section 5.5 On-Die Termination for Loopback Signals. Output driver electrical characteristics for Loopback is described in Section 9.2 Output Driver DC Electrical Characteristics for Loopback Signals LBDQS, LBDQ.

## 4.39 CA\_ODT Strap Operation

With the introduction of on-die termination for CA/CS/CK on DDR5 DRAMs, the setting of the termination values per DRAM will be different depending on the configuration of DRAMs on the DIMM or system board. The CA\_ODT pin enables the distinction of two “sets” of CA/CS/CK ODT settings. When the CA\_ODT pin is strapped to a constant VSS setting on the DIMM or board, the CA/CS/CK ODT settings will be referred to as “Group A”. When the CA\_ODT pin is strapped to a constant VDD setting on the DIMM or system board, the CA/CS/CK ODT settings will be referred to as “Group B”. Typical usage would be to apply a weak termination setting to Group A devices and a stronger termination setting to Group B devices, which would be at the end of the fly-by routing on the DIMM. To support these different settings, two sets of MPC opcodes will be used to target either Group A or Group B devices. In addition to these separate “Groups” of devices based on the CA\_ODT pin, the PDA commands will also be supported. However, the correct combination of the PDA Select ID and MPC opcode must be used according to the CA\_ODT pin value.

The CA\_ODT pin is defined in the pinlist as follows:

Pin Name	Input/Output	Description
CA_ODT	Input	ODT for Command and Address. Apply Group A settings if the pin is connected to VSS and apply Group B settings if the pin is connected to V <sub>DDQ</sub>

MR32 is defined as follows to reflect the need to be able to read the CA\_ODT strap value:

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	CA_ODT Strap Value	CS ODT			CK ODT		

MR33 is defined as follows:

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU		DQS_RTT_PARK			CA ODT		

If the CA\_ODT Strap Value for the DRAM is 0, the CK ODT, CS ODT, and CA ODT values will reflect the default settings for “Group A” ODT values, or will reflect what has been written to these mode registers via the MPC opcodes for Group A CK/CS/CA ODT settings.

If the CA\_ODT Strap Value for the DRAM is 1, the CK ODT, CS ODT, and CA ODT values will reflect the default settings for “Group B” ODT values, or will reflect what has been written to these mode registers via the MPC opcodes for Group B CK/CS/CA ODT settings.

### 4.39.1 CA/CS/CK ODT Settings

The following MPC opcodes will be used to set the “Group A” and “Group B” RTT\_CA, RTT\_CS, and RTT\_CK values (to be included in the MPC section)

Function	Operand	Data	Notes
Initialization and Training Modes	OP[7:0]	0000 0000 <sub>B</sub> : Exit CS Training Mode	
		0000 0001 <sub>B</sub> : Enter CS Training Mode	
		0000 0010 <sub>B</sub> : RFU	
		0000 0011 <sub>B</sub> : Enter CA Training Mode	
		0000 0100 <sub>B</sub> : ZQCal Latch	
		0000 0101 <sub>B</sub> : ZQCal Start	
		0000 0110 <sub>B</sub> : Stop DQS Interval Oscillator	
		0000 0111 <sub>B</sub> : Start DQS Interval Oscillator	
		0000 1000 <sub>B</sub> : Set 2N Command Timing	
		0000 1001 <sub>B</sub> : Set 1N Command Timing	
		0000 1010 <sub>B</sub> : Exit PDA Enumerate Programming Mode	
		0000 1011 <sub>B</sub> : Enter PDA Enumerate Programming Mode	
		0000 1100 <sub>B</sub> : RFU	
		...thru	
		0001 1110 <sub>B</sub> : RFU	
		0001 1111 <sub>B</sub> : Apply VrefCA and RTT_CA/CS/CK	
		0010 0xxx <sub>B</sub> : Group A RTT_CK = xxx (See MR32:OP[2:0] for encoding)	
		0010 1xxx <sub>B</sub> : Group B RTT_CK = xxx (See MR32:OP[2:0] for encoding)	
		0011 0xxx <sub>B</sub> : Group A RTT_CS = xxx (See MR32:OP[5:3] for encoding)	
		0011 1xxx <sub>B</sub> : Group B RTT_CS = xxx (See MR32:OP[5:3] for encoding)	
		0100 0xxx <sub>B</sub> : Group A RTT_CA = xxx (See MR33:OP[2:0] for encoding)	
		0100 1xxx <sub>B</sub> : Group B RTT_CA = xxx (See MR33:OP[2:0] for encoding)	
		0101 0xxx <sub>B</sub> : Set DQS_RTT_PARK = xxx (See MR33:OP[5:3] for encoding)	
		0101 1xxx <sub>B</sub> : Set RTT_PARK = xxx (See MR34:OP[2:0] for encoding)	
		0110 xxxx <sub>B</sub> : PDA Enumerate ID = xxxx (See encoding table below)	
		0111 xxxx <sub>B</sub> : PDA Select ID = xxxx (See encoding table below)	
		All Others: Reserved	

## 4.40 Duty Cycle Adjuster (DCA)

DDR5 SDRAM supports a mode register adjustable DCA to allow the memory controller to adjust the DRAM internally generated DQS clock tree and DQ duty cycle to compensate for systemic duty cycle error of all DQS and DQs.

The DQS DCA is located before the DQS clock tree or equivalent place. The DCA requires a locked DLL state and will affect DQS and DQ duty cycle during the following operations.

- Read
- Read Preamble Training
- Read Training Pattern
- Mode Register Read

The controller can adjust the duty cycle through all the DCA mode registers and can determine the optimal Mode Register setting for DCA in multiple different ways.

In case of 4-phase internal clocks, for example, since QCLK(90°)/IBCLK(180°)/QBCLK(270°) are adjusted based on ICLK(0°), the controller can first confirm that the first BL is synchronized with ICLK(0°), and then perform the full DCA training operation which needs to have an even number of MRR(or Read) - MRR(or Read) timing to avoid confusion whether the first BL is synchronized with ICLK(0°) or IBCLK(180°)

### 4.40.1 Duty Cycle Adjuster Range


The global DCA step range is from -7 to +7, as defined in MR43 and MR44. The actual step size cannot be defined since the variation of duty cycle by changing DCA code is not linear.

**Table 140 — DCA Range**

Parameter	Min/Avg./Max	Value	Unit	NOTE
Duty Cycle Adjuster Range	Min	28	ps	1
	Max	56		

Note(s):

NOTE 1 These values are guaranteed by design.



**Figure 150 — Duty Cycle Adjuster Range**

#### 4.40.2 The relationship between DCA Code Change and single/two-phase internal clock(s)/DQS timing

In case of the DQS clock tree used single/two-phase clock(s) scheme, the duty-cycle ratio of all DQS per device can be adjusted directly according to the internal clock(s) controlled by the DCA code. Note that  $t_{DQSCK}$  is not changed by DCA code change.

Using a 2-phase clock scheme, the rising edge of the  $0^\circ$  clock is the reference edge, while the  $180^\circ$  clock is adjusted based on  $0^\circ$  clock. The rising edge of  $0^\circ$  clock is for even burst bit data, and the rising edge of  $180^\circ$  clock is for odd burst bit data.

The global DCA adjustment uses the “DCA for single/two-phase clock(s)” mode register bits, MR43:OP[3:0]. A positive DCA adjustment results in a larger duty cycle ratio, while a negative DCA adjustment results in a smaller duty cycle ratio.


In addition to the global DCA adjustment, a per-pin DCA adjustment allows an additional step range of -3 to +3, per DQS/DQ. The 2-phase clock per-pin DCA adjustment uses the OP bits [3,1:0] of MR103 (DQSL\_t), MR105 (DQSL\_c), MR107 (DQSU\_t), MR109 (DQSU\_c), MR133 (DQL0), MR141 (DQL1), ..., MR253 (DQU7). The per-pin DCA adjustment is additive to the global DCA adjustment, as shown in the examples below:

**Table 141: DCA Range Examples (not all possible combinations)**

Global DCA Adjustment	Per-Pin DCA Adjustment	Total DCA Adjustment at Pin
DCA Step -3	DCA Step -2	DCA Step -5
DCA Step -2	DCA Step +2	DCA Step 0
DCA Step 0	DCA Step +1	DCA Step +1
DCA Step +2	DCA Step -3	DCA Step -1
DCA Step +4	DCA Step +3	DCA Step +7
DCA Step +7	DCA Step +2	DCA Step +9

Like the global DCA adjustment, the actual step size for the per-pin DCA adjustment cannot be defined since the variation of duty cycle by changing DCA code is not linear, however the per-pin DCA adjustment will be approximately the same as the global DCA adjustment.


Mode register OP bits associated with the IBCLK and QBCLK may not be supported on the DRAM with a 2-phase clock scheme.




**Figure 151 — Relationship between DCA code Change and the single/two-phase internal clock(s)/ DQS waveform (Example)**

### 4.40.3 The relationship between DCA Code Change and 4-phase internal clock(s)/ DQS timing


In case of the DQS clock tree used 4-phase clocks scheme, the even and odd duty-cycle ratio of all DQS per device can be respectively adjusted since the internal 4-phase clocks can be independently controlled by the DCA code.



**Figure 152 — Relationship between DCA Code Change for QCLK and the 4-phase internal clocks/ DQS waveform (Example)**



**Figure 153 — Relationship between DCA Code Change for IBCLK and the 4-phase internal clocks/ DQS waveform (Example)**



**Figure 154 — Relationship between DCA Code Change for QBCLK and the 4-phase internal clocks/ DQS waveform (Example)**

#### 4.40.4 The relationship between DCA Code Change and DQs output/DQS timing

The DQS DCA code change effect to DQ Output as follows. The rising edge of DQS\_t affects the even data output. The falling edge of DQS\_t affects to the falling edge of the odd data output.

## 4.40.5 Refresh Management (RFM)

Periods of high DDR5 DRAM activity may require additional refresh commands to protect the integrity of the DRAM data. The DRAM will indicate the requirement for additional Refresh Management (RFM) by setting read only MR58 opcode bit 0 (Table 142). OP[0]=0 indicates no additional refresh is needed beyond the refresh required in the Refresh Operation section of the specification. OP[0]=1 indicates additional DRAM refresh management is required.

**Table 142 — Mode Register definition for Refresh Management**

MR58 OP[0]	Refresh Management (RFM) Requirement
0	Refresh Management (RFM) not required
1	Refresh Management (RFM) required

A suggested implementation of Refresh Management by the controller monitors ACT commands issued per bank to the DRAM. This activity can be monitored as a Rolling Accumulated ACT (RAA) count. Each ACT command will increment the RAA count by 1 for the individual bank receiving the ACT command.

When the RAA counter reaches a DRAM vendor specified Initial Management Threshold (RAAIMT), which is set by the DRAM vendor in the read only MR58 opcode bits 4:1 (Table 143), additional DRAM refresh management is needed. Executing the Refresh Management (RFM) command allows additional time for the DRAM to manage refresh internally. The RFM operation can be initiated to all banks on the DRAM with the RFMab command, or to a single bank address (BA[1:0]) in all bank groups with the RFMsb command. A DRAM with MR58 OP[0]=0 set will ignore the RFM command.

**Table 143 — Mode Register definition for the RAA Initial Management Threshold (RAAIMT)**

MR58 OP[4:1]	RAAIMT Value Normal Refresh Mode	RAAIMT Value FGR Refresh Mode
0000 <sub>B</sub> -0011 <sub>B</sub>	RFU	RFU
0100 <sub>B</sub>	32	16
0101 <sub>B</sub>	40	20
...	...	...
1001 <sub>B</sub>	72	36
1010 <sub>B</sub>	80	40
1011 <sub>B</sub> -1111 <sub>B</sub>	RFU	RFU

The RFM command bits are the same as the REF command, except for CA9. If the Refresh Management Required bit is “0”, (MR58 OP[0]=0), CA9 is only required to be valid (“V”). If the Refresh Management Required bit is “1”, (MR58 OP[0]=1), CA9=“H” executes the REF command and CA9=“L” executes either a RFMab command if CA10=“L” or a RFMsb command if CA10=“H”.

Function	Abbreviation	CS	CA Pins													NOTES	
			CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CA10	CA11	CA12		CA13
Refresh All	REFab	L	H	H	L	L	H	CID3	V	V	V	H	L	CID0	CID1	CID2/ DDPID	1, 3
Refresh Management All	RFMab	L	H	H	L	L	H	CID3	V	V	V	L	L	CID0	CID1	CID2/ DDPID	1
Refresh Same Bank	REFsb	L	H	H	L	L	H	CID3	BA0	BA1	V	H	H	CID0	CID1	CID2/ DDPID	2, 3
Refresh Management Same Bank	RFMsb	L	H	H	L	L	H	CID3	BA0	BA1	V	L	H	CID0	CID1	CID2/ DDPID	2

Note(s):

1. The Refresh All and Refresh Management All commands are applied to all banks in all bank groups. CA6 and CA7 are required to be valid (“V”).
2. The Refresh Same Bank and Refresh Management Same Bank commands refresh the same bank in all bank group bits. The bank bits, BA0 and BA1 on CA6 and CA7, respectively, specify the bank within each bank group.
3. If the Refresh Management Required bit is “0” (MR58 OP[0]=0), CA9 is only required to be valid (“V”).

The duration of the RFMab and RFMsb commands is dependent upon the DRAM being in Normal or FGR refresh mode.  $t_{RFM,min}$  is equivalent to  $t_{RFC,min}$ . See Table 144.

**Table 144 —  $t_{RFM}$  parameters**

Refresh Operation	Symbol	Value	Notes
Normal Refresh Management (RFMab)	$t_{RFM1,min}$	$t_{RFC1,min}$	
Fine Granularity Refresh Management (RFMab)	$t_{RFM2,min}$	$t_{RFC2,min}$	
Same Bank Refresh Management (RFMsb)	$t_{RFMsb,min}$	$t_{RFCsb,min}$	

When an RFM command is issued to the DRAM, the RAA counter in any bank receiving the command can be decremented by the RAAIMT value, down to a minimum RAA value of 0 (no negative or “pull-in” of RFM commands is allowed). Issuing an RFMab command allows the RAA count in all banks to be decremented by the RAAIMT value. Issuing an RFMsb command with BA[1:0] allows the RAA count only with that bank address across all bank groups to be decremented by the RAAIMT value

RFM commands are allowed to accumulate or “postpone”, but the RAA counter shall never exceed a vendor specified RAA Maximum Management Threshold (RAAMMT), which is set by the DRAM vendor in the read only MR58 opcode bits 7:5 (Table 145). If the RAA counter reaches RAAMMT, no additional ACT commands are allowed to the DRAM bank until one or more REF or RFM commands have been issued to reduce the RAA counter below the maximum value.

**Table 145 — Mode Register definition for RAA Maximum Management Threshold (RAAMMT)**

MR58 OP[7:5]	RAAMMT Value Normal Refresh Mode	RAAMMT Value FGR Refresh Mode
000 <sub>B</sub> -010 <sub>B</sub>	RFU	RFU
011 <sub>B</sub>	3x RAAIMT	6x RAAIMT
100 <sub>B</sub>	4x RAAIMT	8x RAAIMT
101 <sub>B</sub>	5x RAAIMT	10x RAAIMT
110 <sub>B</sub>	6x RAAIMT	12x RAAIMT
111 <sub>B</sub>	RFU	RFU

RFM command scheduling shall meet the same minimum separation requirements as those for the REF command (see Table 69 in the Refresh Operation section).

An RFM command does not replace the requirement for the controller to issue periodic REF commands to the DRAM, nor does a RFM command affect internal refresh counters. The RFM commands are bonus time for the DRAM to manage refresh internally. However, issuing a REF command also allows decrementing the RAA counter by the value set by MR59 OP[7:6], as shown in Table 146. Hence, any periodic REF command issued to the DRAM allows the RAA counter of the banks being refreshed to be decremented by the MR59 OP[7:6] setting. Issuing a REFab command allows the RAA count in all banks to be decremented. Issuing a REFsb command with BA[1:0] allows the RAA count only with that bank address in all bank groups to be decremented.

**Table 146 — Mode Register definition for RAA Counter Decrement per REF Command**

MR59 OP[7:6]	RAA Counter Decrement per REF Command
00b	RAAIMT
01b	RAAIMT * 0.5
10b	RFU
11b	RFU

No decrement to the RAA count values is allowed for entering/exiting Self Refresh. The per bank count values before Self Refresh is entered remain unchanged upon Self Refresh exit.

## 4.41 Package Output Driver Test Mode (Optional)

This optional mode allows for characterization of the DRAM package by allowing the host to individually turn on the output driver of a single bit of the DRAM, while all other bits remain terminated. To use this test mode, the host sets MR61:OP[4:0] to select the target DM or DQ Output Driver. The host also sets the target driver to use the Pull-up Output Driver Impedance of 34 ohms (MR5:OP[2:1] = 00<sub>B</sub>), while the termination for all the other DMs and DQs in the DRAM are defined by MR34:[2:0] (RTT\_PARK).

This is only a test mode, no normal functionality is assumed while in this mode or after enabling this mode without a reset to the DRAM device. Entering into this mode is done by programming any value in MR61 other than 0. Since this is an optional function, the discovery bit is located in MR5:OP[3]. A reset of the DDR5 SDRAM is required after exiting the package output driver test mode.

Even though only 5 bits of the MR are needed, the entire MR61 is blocked out to isolate it from normal operating modes.

### MR5 Register - for Reference only - See Mode Register Section for details

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Pull-Down Output Driver Impedance		DM Enable	TDQS Enable	PODTM Support	Pull-up Output Driver Impedance		Data Output Disable

### MR61 Register - for Reference only - See Mode Register Section for details

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RSVD			Package Output Driver Test Mode				

## 4.42 IO features and Modes

### 4.42.1 Data Output Disable

The device outputs may be disabled by the Data Output Disable mode register, MR5:OP[0], as shown in the MR5 Register Definition table. For normal operation, set MR5:OP[0] = 0 (default). Setting MR5:OP[0] = 1 disables the device outputs.

### 4.42.2 TDQS/DM

The DDR5 SDRAM x8 configuration has a package ball that is shared between TDQS\_t and DM\_n. The Write Data Mask (DM) function is dependent upon Termination Data Strobe (TDQS). If TDQS is enabled, DM is disabled. If TDQS is disabled, then DM may be enabled or disabled via mode register setting, as noted in Table 147 below.

#### 4.42.2.1 TDQS

One pair of Termination Data Strobe (TDQS) pins, TDQS\_t/TDQS\_c, is supported for the x8 configuration DDR5 SDRAM. The TDQS function is programmable via Mode Register bit, MR5:OP[4]. The x8 is the only configuration which supports the TDQS function. The x4 and x16 DDR5 SDRAMs do not support this function thus, for these configurations, the TDQS MR setting must be disabled, MR5:OP[4] = 0 (default).

When TDQS is enabled, MR5:OP[4] = 1, the same termination resistance function is applied to the TDQS\_t/TDQS\_c pins that is applied to DQS\_t/DQS\_c pins., except during Read commands where TDQS does not output any data and will remain at RTT\_DQS\_PARK.

#### 4.42.2.2 DM

(Reference section “4.8.1 Write Data Mask” for data mask functionality.)

#### 4.42.2.3 TDQS/DM Disable

When the TDQS is disabled, MR5:OP[4] = 0, the MR5:OP[5] bit may be used to enable or disable the DM\_n pin function.

When both TDQS and DM functions are disabled, termination will be turned off and the pins will drive Hi-Z. The DM\_n pin input receiver will be turned-off and does not expect any valid logic level.

Table 147 — x8 TDQS Function Matrix


TDQS (MR5:OP[4])	DM
0 <sub>B</sub> : Disabled (default)	MR5:OP[5]
1 <sub>B</sub> : Enabled	Disabled

## 5. On-Die Termination

### 5.1 On-Die Termination for DQ

ODT (On-Die Termination) is a feature of the DDR5 SDRAM that allows the DRAM to change termination resistance for each DQ. Unlike previous DDR technologies, DDR5 no longer has a physical ODT pin and all ODT based control is now command & mode register based. DQS\_t, DQS\_c and DM\_n for x4 and x8 configuration (and TDQS\_t, TDQS\_c for X8 configuration), when enabled via Read (for NT ODT usage), Write Commands or Default Parking value with MR setting. For x16 configuration, ODT is applied to each DQU, DQL, DQSU\_t, DQSU\_c, DQSL\_t, DQSL\_c, DMU\_n and DML\_n signal. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently change termination resistance for any or all DRAM devices. In addition to the control capability of the DQ ODT, the DQS ODT will now be independently programmed via MR33:OP[5:3] and held static. All ODT control will be targeted for the DQs. This addition allows for adjusting the delay common in an unmatched architecture. DQS RTT offset control mode is enabled via MR39:OP[2:0].

The ODT feature is turned off and not supported in Self-Refresh mode, but does have an optional mode with in Power Down. A simple functional representation of the DRAM ODT feature is shown in Figure 340.



**Figure 155 — Functional Representation of ODT**

The switch is enabled by the internal ODT control logic, which uses command decode, Mode Register Settings and other control information, see below. The value of RTT is determined by the settings of Mode Register bits.

## 5.2 ODT Modes, Timing Diagrams and State Table

The ODT Mode of DDR5 SDRAM has 5 states, Data Termination Disable, RTT\_WR, RTT\_NOM\_RD, RTT\_NOM\_WR and RTT\_PARK. The ODT Mode is enabled based on Mode Registers for each RTT listed below. In this case, the value of RTT is determined by the settings of those bits.

After entering Self-Refresh mode, DRAM automatically disables ODT termination and set Hi-Z as termination state regardless of these setting.

Application: Controller can control each RTT condition with WR/RD command and use of ODT Offset Control Mode Registers.

- RTT\_WR: The rank that is being written to provide termination and adjusts timing based on ODT Control Mode Register settings.
- RTT\_NOM\_RD: DRAM turns ON RTT\_NOM\_RD if it sees CS asserted during the second pulse of the READ command (except when ODT is disabled by MR35:OP[5:3]).
- RTT\_NOM\_WR: DRAM turns ON RTT\_NOM\_WR if it sees a CS asserted during the second pulse of the WRITE command (except when ODT is disabled by MR35:OP[2:0]).
- RTT\_PARK: Default parked value set via MR34:OP[2:0] and is to be enabled when a READ or WRITE is not active.
- DQS\_RTT\_PARK: Default parked value set for DQS via MR33:OP[5:3] and is to be enabled when a READ is not active.
- Data Termination Disable: DRAM driving data upon receiving READ command disables the termination after RL-1 and stays off for a duration of BL/2.
- Strobe Termination Disable: DRAM driving strobe upon receiving READ command disables the termination after RL-1-tRPST and stays off for a duration of BL/2+tRPST.

Those RTT values have priority as following:

1. Data Termination Disable & Strobe Termination Disable
2. RTT\_WR
3. RTT\_NOM\_RD
4. RTT\_NOM\_WR
5. RTT\_PARK

which means if there is a WRITE command, then the DRAM turns on RTT\_WR, not RTT\_NOM\_WR or RTT\_NOM\_RD, and also if there is a READ command, then the DRAM disables data termination and goes into Driving mode. If during the second pulse of a READ or WRITE command, a CS enable is sent, then Non-Target ODT is enabled and the appropriate RTT\_NOM\_RD or RTT\_NOM\_WR is enabled for the non-target rank. This provides additional and potentially different termination options for the other ranks on the channel.

**Table 148 — Termination State Table**

Command	Mode Register Configuration Settings				Results		Note
	RTT_PARK	RTT_WR	RTT_NOM_WR	RTT_NOM_RD	Target DRAM Term	Non-Target DRAM Term	
ANY	Disabled				HI-Z (ODT OFF)		3
Any Non-Term CMD	Enabled	Don't Care			RTT_PARK	RTT_PARK	4
WR	Disabled			Don't Care	HI-Z (ODT OFF)	HI-Z (ODT OFF)	
	Disabled		Enabled		HI-Z (ODT OFF)	RTT_NOM_WR	
	Disabled	Enabled	Disabled		RTT_WR	HI-Z (ODT OFF)	
	Don't Care	Enabled			RTT_WR	RTT_NOM_WR	2
	Enabled		Disabled		RTT_WR	HI-Z (ODT OFF)	2,5
	Enabled	Disabled	Enabled		RTT_PARK	RTT_NOM_WR	
	Enabled	Disabled			RTT_PARK	HI-Z (ODT OFF)	5
RD/MRR	Enabled	Don't Care		Disabled	HI-Z (ODT OFF)	HI-Z (ODT OFF)	1,5
	Don't Care			Enabled	HI-Z (ODT OFF)	RTT_NOM_RD	1

NOTE 1 - When read command is executed, DRAM termination state of target rank will be Hi-Z for defined period independent of MR setting of RTT\_PARK/RTT\_NOM\_RD/RTT\_NOM\_WR.

NOTE 2 - If RTT\_WR is enabled, RTT\_WR will be activated by Write command for defined period time independent of MR setting of RTT\_PARK/RTT\_NOM.

NOTE 3 - If all RTT configs are disabled, ODT receiver power will be turned off to save power.

NOTE 4 - If RTT\_PARK is enabled, DRAM RTT\_PARK termination will be enabled while WR/RD/MRR are not being executed.


NOTE 5 - When a Non-Target ODT command is executed and the RTT\_NOM\_WR or RTT\_NOM\_RD is disabled, the DRAM termination state of the non-target rank will be Hi-Z for a defined period, independent of the MR setting of RTT\_PARK.

On-Die Termination effective resistance RTT is defined by MR bits.

ODT is applied to the DQ, DM, DQS\_T/DQS\_C and TDQS\_T/TDQS\_C (x8 devices only) pins.

A functional representation of the on-die termination is shown in the figure below.

$$RTT = \frac{VDDQ - V_{out}}{|I_{out}|}$$



**Figure 156 — On Die Termination**

On die termination effective Rtt values supported are 240, 120, 80, 60, 48, 40, 34 ohms.

**Table 149 — ODT Electrical Characteristics RZQ=240Ω +/-1% entire temperature operation range; after proper ZQ calibration**

RTT	Vout	Min	Nom	Max	Unit	NOTE
240Ω	VOLdc = 0.5* VDDQ	0.9	1	1.25	RZQ	1,2,3
	VOMdc = 0.8* VDDQ	0.9	1	1.1	RZQ	1,2,3
	VOHdc = 0.95* VDDQ	0.8	1	1.1	RZQ	1,2,3
120Ω	VOLdc = 0.5* VDDQ	0.9	1	1.25	RZQ/2	1,2,3
	VOMdc = 0.8* VDDQ	0.9	1	1.1	RZQ/2	1,2,3
	VOHdc = 0.95* VDDQ	0.8	1	1.1	RZQ/2	1,2,3
80Ω	VOLdc = 0.5* VDDQ	0.9	1	1.25	RZQ/3	1,2,3
	VOMdc = 0.8* VDDQ	0.9	1	1.1	RZQ/3	1,2,3
	VOHdc = 0.95* VDDQ	0.8	1	1.1	RZQ/3	1,2,3
60Ω	VOLdc = 0.5* VDDQ	0.9	1	1.25	RZQ/4	1,2,3
	VOMdc = 0.8* VDDQ	0.9	1	1.1	RZQ/4	1,2,3
	VOHdc = 0.95* VDDQ	0.8	1	1.1	RZQ/4	1,2,3
48Ω	VOLdc = 0.5* VDDQ	0.9	1	1.25	RZQ/5	1,2,3
	VOMdc = 0.8* VDDQ	0.9	1	1.1	RZQ/5	1,2,3
	VOHdc = 0.95* VDDQ	0.8	1	1.1	RZQ/5	1,2,3
40Ω	VOLdc = 0.5* VDDQ	0.9	1	1.25	RZQ/6	1,2,3
	VOMdc = 0.8* VDDQ	0.9	1	1.1	RZQ/6	1,2,3
	VOHdc = 0.95* VDDQ	0.8	1	1.1	RZQ/6	1,2,3
34Ω	VOLdc = 0.5* VDDQ	0.9	1	1.25	RZQ/7	1,2,3
	VOMdc = 0.8* VDDQ	0.9	1	1.1	RZQ/7	1,2,3
	VOHdc = 0.95* VDDQ	0.8	1	1.1	RZQ/7	1,2,3
DQ-DQ Mismatch within byte	VOMdc = 0.8* VDDQ	0	-	8	%	1,2,4,5,6

**NOTES:**

1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
2. Pull-up ODT resistors are recommended to be calibrated at 0.8\*VDDQ. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5\*VDDQ and 0.95\*VDDQ.
3. The tolerance limits are specified under the condition that VDDQ=VDD and VSS=VSS
4. DQ to DQ mismatch within byte variation for a given component including DQS\_T and DQS\_C (characterized)
5. RTT variance range ratio to RTT Nominal value in a given component, including DQS\_t and DQS\_c.

$$\text{DQ-DQ Mismatch in a Device} = \frac{\text{RTT Max} - \text{RTT Min}}{\text{RTTNOM}} * 100$$

6. This parameter of x16 device is specified for Upper byte and Lower byte.

## 5.3 Dynamic ODT

In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR5 SDRAM can be changed without issuing an MRW command. This requirement is supported by the “Dynamic ODT” feature as described as follows:

### 5.3.1 ODT Functional Description

The function is described as follows:

- Five RTT values are available: RTT\_NOM\_RD, RTT\_NOM\_WR, RTT\_PARK, RTT\_WR and DQS\_RTT\_PARK.
  - The value for RTT\_NOM\_RD is preselected via MR35:OP[5:3]
  - The value for RTT\_NOM\_WR is preselected via MR35:OP[2:0]
  - The value for RTT\_WR is preselected via MR34:OP[5:3]
  - The value for RTT\_PARK is preselected via MR34:OP[2:0] - Programmed via MPC command
  - The value for DQS\_RTT\_PARK is preselected via MR33:OP[5:3] - Programmed via MPC command
- During operation without commands, the termination is controlled as follows;
  - Nominal termination strength for all types (RTT\_NOM\_RD, RTT\_NOM\_WR, RTT\_WR, RTT\_PARK & DQS\_RTT\_PARK) are selected.
  - RTT\_NOM\_RD & RTT\_NOM\_WR on/off timings are controlled via the respective NT Read and Write command and latencies.
  - DQS\_RTT\_PARK is held static and is based on the value programmed in the MR listed above.
- When a write command (WR) is registered, the termination is controlled as follows:
  - A latency ODTLon\_WR after the write command, termination strength RTT\_WR is selected.
  - A latency ODTLoff\_WR after the write command, termination strength RTT\_WR is de-selected.
- The termination, RTT\_NOM\_WR, for the non-target Write command is selected and de-selected by latencies ODTLon\_WR\_NT and ODTLoff\_WR\_NT, respectively.
- When a Read command (RD) is registered, the termination is controlled as follows:
  - A latency ODTLoff\_RD after the Read command, data termination is disabled. Then, ODTLon\_RD after the Read command, data termination is enabled.
  - A latency ODTLoff\_RD\_DQS after the Read command, strobe termination is disabled. ODTLon\_RD\_DQS after the Read command, strobe termination is enabled.
- The termination, RTT\_NOM\_RD, for the non-target Read command is selected and de-selected by latencies ODTLon\_RD\_NT and ODTLoff\_RD\_NT, respectively.

The duration of a Write or Read command is a full burst cycle, BL/2. The termination select (“ODTLon...”) and de-select (“ODTLoff...”) latency settings shall not result in an ODT pulse width which violates a burst cycle (BL/2) minimum duration. The equation “ $ODTLoff\_X - ODTLon\_X \geq BL/2$ ” must be met, where X is the termination latency setting associated with a particular command type (WR, WR\_NT, RD\_NT).

To achieve the minimum write burst duration, ODTLoff\_X and ODTLon\_X latencies contain independent programmable mode register offsets:

- The values for the Write command ODT control offsets are preselected via MR37.
  - MR37:OP[2:0] preselects ODTLon\_WR\_Offset
  - MR37:OP[5:3] preselects ODTLoff\_WR\_Offset
- The values for the non-target Write command ODT control offsets are preselected via MR38.
  - MR38:OP[2:0] preselects ODTLon\_WR\_NT\_Offset
  - MR38:OP[5:3] preselects ODTLoff\_WR\_NT\_Offset
- The values for the non-target Read command ODT control offsets are preselected via MR39.
  - MR39:OP[2:0] preselects ODTLon\_RD\_NT\_Offset
  - MR39:OP[5:3] preselects ODTLoff\_RD\_NT\_Offset

The combination of allowable ODT offsets are shown in Table 150:

**Table 150 — Allowable ODTL Offset Combinations**

		ODTLon_WR_Offset, ODTLon_WR_NT_Offset, ODTLon_RD_NT_Offset Setting						
		-4	-3	-2	-1	0	1	2
<b>ODTLoFF_WR_Offset, ODTLoFF_WR_NT_Offset, ODTLoFF_RD_NT_Offset Setting</b>	4	Valid	Valid	Valid	Valid	Valid	Valid	Valid
	3	Valid	Valid	Valid	Valid	Valid	Valid	Valid
	2	Valid	Valid	Valid	Valid	Valid	Valid	Valid
	1	Valid	Valid	Valid	Valid	Valid	Valid	Invalid
	0	Valid	Valid	Valid	Valid	Valid	Invalid	Invalid
	-1	Valid	Valid	Valid	Valid	Invalid	Invalid	Invalid
	-2	Valid	Valid	Valid	Invalid	Invalid	Invalid	Invalid

Note 1: The offset combinations apply to the ODTLon and ODTLoFF independently for each command type (eg, ODTLon\_WR\_Offset and ODTLoFF\_WR\_Offset are subject to these restrictions, but there are no restrictions on the setting of ODTLon\_WR\_Offset with respect to ODTLoFF\_WR\_NT\_Offset and ODTLoFF\_RD\_NT\_Offset).

Note 2: Although shown in the table, not all offset combinations may be valid for ODTL\_WR, ODTL\_WR\_NT or ODTL\_RD\_NT. Reference MR37, MR38 or MR39, respectively, for valid offset settings.

See the table below for ODT latency and timing parameter details:

**Table 151 — Latencies and timing parameters relevant for Dynamic ODT and CRC disabled**

Name and Description	Abbr.	Defined from	Define to	DDR5 speed bins 3200 to 6400	Unit	Note
ODT Latency On from WRITE command to RTT Enable	tODTLon_WR	Registering external write command	Change RTT strength from Previous State to RTT_WR	tODTLon_WR = WL+ODTLon_WR_offset	nCK	1
ODT Latency On from NT WRITE command to RTT Enable	tODTLon_WR_NT	Registering external write command	Change RTT strength from Previous State to RTT_NOM_WR	tODTLon_WR_NT = WL+ODTLon_WR_NT_offset		1
ODT Latency Off from WRITE command to RTT Disable	tODTLoFF_WR	Registering external write command	Change RTT strength from RTT_WR to RTT_PARK/RTT_NOM_RD/RTT_NOM_WR/ Hi-Z	tODTLoFF_WR = WL+BL/2+ODTLoFF_WR_offset	nCK	1
ODT Latency Off from NT WRITE command to RTT Disable	tODTLoFF_WR_NT	Registering external write command	Change RTT strength from RTT_NOM_WR to RTT_PARK/RTT_NOM_RD/RTT_WR/ Hi-Z	tODTLoFF_WR_NT = WL+BL/2+ODTLoFF_WR_NT_offset		1
Data Termination Disable	tODTLoFF_RD	Registering external read command	Disables the termination upon driving data	Data Termination Disable = RL-1		2
Data Termination Enable	tODTLon_RD	Registering external read command	Re-enables the termination after driving data	Data Termination Enable = RL+BL/2		2
Strobe Termination Disable	tODTLoFF_RD_DQS	Registering external read command	Disables the termination upon driving strobe	Strobe Termination Disable = RL-1-tRPRE-Read-DQSOFFset		2
Strobe Termination Enable	tODTLon_RD_DQS	Registering external read command	Re-enables the termination after driving strobe	Strobe Termination Enable = RL+BL/2+tRPST-0.5-ReadDQ-SoFFset		2
ODT Latency On from NT READ command to RTT Enable	tODTLon_RD_NT	Registering external read command	Change RTT strength from Previous State to RTT_NOM_RD	tODTLon_RD_NT = RL+ODTLon_RD_NT_offset	nCK	1
ODT Latency Off from NT READ command to RTT Disable	tODTLoFF_RD_NT	Registering external read command	Change RTT strength from RTT_NOM_RD to RTT_PARK/RTT_NOM_WR/RTT_WR/ HI-Z	tODTLoFF_RD_NT = RL+BL/2+ODTLoFF_RD_NT_offset		1
RTT change skew	tADC	Transitioning from one RTT State to the next RTT State	RTT valid	tADC(min) = 0.2 tADC(max) = 0.8	tCK(avg)	3


Note(s):

- 1 - All “\_offset” parameters refer to the ODT Configuration Mode Registers settings in MR37 to MR39.
- 2 - For simplicity, Reads are assigned the same type of timing parameter; however, unlike others, it is a fixed timing and does not have an offset mode register to control it. To indicate this, it was named Data (or Strobe) Termination Disable and Enable.
- 3 - When transitioning from a value of RTT equal to RA, to a value of RTT equal to RB, the RTT termination resistance during the transition must be constrained for the minimum of (RA,RB) to the maximum of (RA, RB).

### 5.3.2 ODT tADC Clarifications

tADC is defined as the time it takes for the DRAM to transition from one RTT state to the next RTT state, in case of the read, it's the time from the RTT state to the DRAM Drive state. Unless the RTT is specifically disabled, no High-Z state shall be allowed during tADC. During DRAM Drive state, the DRAM RON shall keep the DQ signal high prior to the first DQ transition. The DFE should assume that 4UI prior to D0 the signal is HIGH.

Below is an example showing the tADC(min), tADC(avg) and tADC(max) with respect to the RTT status and effects on the DQ lines prior to the burst.




Note(s):

1. The follow diagram shows a transition from RTT\_PARK to Read DRAM Drive state. When tADC transitions from RTT to Read Drive state, the DRAM RON from the driver will keep the DQ signal high prior to the data driven in D0. No High-Z time during tADC is allowed in this example.
2. In the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.
3. The DFE should assume that 4UI prior to D0 the signal is HIGH.

**Figure 157 — tADC Clarification - Example 1 - DQ RTT Park to Read**

Below is an example showing the tADC(min), tADC(avg) and tADC(max) with respect to the RTT status and effects on the DQS lines prior to the burst.



Note(s):

1. The follow diagram shows a transition from DQS\_RTT\_PARK to Read DRAM Drive state. When tADC transitions from RTT to Read Drive state, the DRAM RON from the driver will keep the DQS signal high prior to the DQS driven at t5. No High-Z time during tADC is allowed in this example.

**Figure 158 — tADC Clarification - Example 2 - DQS RTT Park to Read**


### 5.3.3 ODT Timing Diagrams

The following pages provide examples of ODT utilization timing diagrams. Examples of write to write, read to write and read to read are provided for clarification only. Implementations may vary, including termination on other DIMMS.

It is the controller's responsibility to manage command spacing and the programmable aspect of tODLon/off times to ensure that preambles and postambles are included in the RTT ON time.

When there is a 1 tCK ODT control gap for any ODT operation (such as shown in Figure 166), the said gap's RTT value will be the same or smaller (stronger termination) than RTT\_PARK.


All timings noted in the figures below are just used as reference.



**Figure 159 — Example 1 of Burst Write Operation ODT Latencies and Control Diagrams**

Note(s):


1. The entire range of ODTL control is not shown for simplicity.
2. Example details - 2tCK tWPRE, 1.5tCK tWPST, 0.5UI tRX\_DQS2DQ, ODTLon\_WL\_offset configured for -1, ODTLoFf\_WL\_offset configured for 0. Example shows how the host may aggressively adjust the offset of the tODTLon\_WR timing to give tADC the min time to settle before data.
3. System designs & margins may vary requiring larger RTT\_WR windows.



**Figure 160 — Example 2 of Burst Write Operation ODT Latencies and Control Diagrams**

Note(s):


1. The entire range of ODTL control is not shown for simplicity.
2. Example details - 2tCK tWPRE, 1.5tCK tWPST, 1.5UI tRX\_DQS2DQ, ODTLon\_WL\_offset configured for -1, ODTLoFf\_WL\_offset configured for +1. Example shows how host may want to add an offset to the tODTLon\_WR time so that RTT\_WR stays on for the actual burst.
3. System designs & margins may vary requiring larger RTT\_WR windows.



**Figure 161 — Example 3 of Burst Write Operation ODT Latencies and Control Diagrams**

Note(s):


1. The entire range of ODTL control is now shown for simplicity.
2. Example details - 2tCK tWPRE, 1.5tCK tWPST, 3UI tRX\_DQS2DQ, ODTLon\_WL\_offset configured for 0, ODTLoFF\_WL\_offset configured for +1. Example shows how host could leave the RTT\_WR on time to default values with no offset and may want to add an offset to the tODTLoFF\_WR time so that RTT\_WR stays on for the actual burst.
3. System designs & margins may vary requiring larger RTT\_WR windows.



**Figure 162 — Example 4 of Burst Write Operation ODT Latencies and Control Diagrams**

Note(s):


1. The entire range of ODTL control is not shown for simplicity.
2. Example details - 2tCK tWPRE, 1.5tCK tWPST, 5UI tRX\_DQS2DQ, ODTLon\_WL\_offset configured for +1, ODTLoFF\_WL\_offset configured for +2. Example shows an extreme case where data is significantly delayed from DQS and how the host may want to add an offset to the tODTLon\_WR time so that RTT\_WR doesn't turn on too early and how the host may want to delay the tODTLoFF\_WR time so that it stays on for the burst.
3. System designs & margins may vary requiring larger RTT\_WR windows.



**Figure 163 — Example of Write to Write turn around, Different Ranks**

Note(s):


1. ODTLon\_WR, ODTLon\_WR\_NT, ODTLoFF\_WR and ODTLoFF\_WR\_NT are based on Mode Register settings that can push out or pull in the RTT enable and disable time.
2. The entire range of ODTL control is not shown for simplicity.



**Figure 164 — WRITE (BL16) to WRITE (BL16), Different Bank, Seamless Bursts**

Note(s):


1. BL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK
2. DES commands are shown for ease of illustration; other commands may be valid at these times.
3. Figure shown with ODTLon\_WR\_offset=-1, ODTLoFF\_WR\_offset=0, tRX\_DQS2DQ=0.75UI
4. In the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.
5. The DFE should assume that 4UI prior to D0 the signal is HIGH.



**Figure 165 — WRITE (BL16) to WRITE (BL16), Different Bank, 1 tCK Gap**

Note(s):


1. BL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK
2. DES commands are shown for ease of illustration; other commands may be valid at these times.
3. Figure shown with ODT<sub>Lon</sub>\_WR\_offset=-1, ODT<sub>Loff</sub>\_WR\_offset=0, tRX\_DQS2DQ=0.75UI
4. Read and Green DQS bursts are shown just for clarification purposes and are not part of an actual signal.
5. In the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.
6. The DFE should assume that 4UI prior to D0 the signal is HIGH.



**Figure 166 — WRITE (BL16) to WRITE (BL16), Different Bank, 2 tCK Gap**

Note(s):


1. BL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK
2. DES commands are shown for ease of illustration; other commands may be valid at these times.
3. Figure shown with ODT<sub>Lon</sub>\_WR\_offset=-1, ODT<sub>Loff</sub>\_WR\_offset=0, tRX\_DQS2DQ=0.75UI
4. Read and Green DQS bursts are shown just for clarification purposes and are not part of an actual signal.
5. In the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.
6. The DFE should assume that 4UI prior to D0 the signal is HIGH.
7. When there is a 1 tCK ODT control gap for any ODT operation (such as shown in Figure 166), the said gap's RTT value will be the same or smaller (stronger termination) than RTT\_PARK.



**Figure 167 — WRITE (BL16) to WRITE (BL16), Different Bank, 3 tCK Gap**

Note(s):


1. BL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK
2. DES commands are shown for ease of illustration; other commands may be valid at these times.
3. Figure shown with ODTLon\_WR\_offset=-1, ODTLoFF\_WR\_offset=0, tRX\_DQS2DQ=0.75UI
4. Read and Green DQS bursts are shown just for clarification purposes and are not part of an actual signal.
5. In the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.
6. The DFE should assume that 4UI prior to D0 the signal is HIGH.



**Figure 168 — Example of Read to Write turn around, Different Ranks**

Note(s):


1. ODTLon\_WR, ODTLon\_WR\_NT, ODTLoFF\_WR and ODTLoFF\_WR\_NT are based on Mode Register settings that can push out or pull in the RTT enable and disable time.
2. ODTLon\_RD\_NT and ODTLoFF\_RD\_NT are based on Mode Register settings that can push out or pull in the RTT enable and disable time.
3. ODTLon\_WR\_offset and ODTLoFF\_WR\_offset not shown for simplicity.
4. Example shown with near ideal timings for termination settings, exact offset configurations will vary based on system designs.



**Figure 169 — Example of Burst Read Operation ODT Latencies and Control Diagrams**

Note(s):

1. The entire range of ODTL control is now shown for simplicity.
2. Example shown with NT\_ODT overlapping normal read disable by 1tCK on both sides (ODTLon\_RD\_NT\_offset = -2 & ODTLoFF\_RD\_NT\_offset = +1)



**Figure 170 — Example of Burst Read Operation with ODTLon\_RD\_NT\_offset set incorrectly**

Note(s):

1. The entire range of ODTL control is now shown for simplicity.
2. Since the ODTLon\_RD\_NT\_Offset was left at zero offset and tADC still had to be considered, the NT RTT turned on too late for the non-target device. tADC is not instantaneous.
3. Since the iODTLoFF\_RD\_NT is referenced from the RL, it is not affected by the offset used for the 'on' time and would turn off 1 clock earlier than the read disable RTT if programmed to zero offset. iODTLon\_RD\_NT and iODTLoFF\_RD\_NT are independently set and calculated from RL.

## 5.4 On-Die Termination for CA, CS, CK\_t, CK\_c

The DDR5 DRAM includes ODT (On-Die Termination) termination resistance for CK\_t, CK\_c, CS and CA signals.

The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices via MR setting.




Figure 171 — A simple functional representation of the DRAM CA ODT feature

The ODT termination resistance during power up will be set to the default values based on MR32 and MR33. The ODT resistance values can be configured by those same registers.

On-Die Termination effective resistance  $R_{TT}$  is define by MRS bits.  
ODT is applied to CK\_t,CK\_c, CS and CA pins

$$R_{TT} = \frac{V_{DDQ} - V_{out}}{|I_{out}|}$$




Figure 172 — A functional representation of the on-die termination

## 5.4.1 Supported On-Die Termination Values

On-die termination effective Rtt values supported are 480, 240, 120, 80, 60, 40 ohms

**Table 152 — Table 1 - ODT Electrical Characteristics RZQ=240Ω +/-1% entire temperature operation range; after proper ZQ calibration; VDD=VDDQ**

MR	RTT	Vout	Min	Nom	Max	Unit	Note
MR32 for CK & CS MR33 for CA	480Ω	$V_{OLdc} = 0.5 * VDDQ$	0.7	1	1.4	$R_{ZQ} * 2$	1,2,3,5
		$V_{OMdc} = 0.8 * VDDQ$	0.7	1	1.3	$R_{ZQ} * 2$	1,2,3,5
		$V_{OHdc} = 0.95 * VDDQ$	0.6	1	1.3	$R_{ZQ} * 2$	1,2,3,5
MR32 for CK & CS MR33 for CA	240Ω	$V_{OLdc} = 0.5 * VDDQ$	0.9	1	1.25	$R_{ZQ}$	1,2,3,5
		$V_{OMdc} = 0.8 * VDDQ$	0.9	1	1.1	$R_{ZQ}$	1,2,3,5
		$V_{OHdc} = 0.95 * VDDQ$	0.8	1	1.1	$R_{ZQ}$	1,2,3,5
MR32 for CK & CS MR33 for CA	120Ω	$V_{OLdc} = 0.5 * VDD$	0.9	1	1.25	$R_{ZQ} / 2$	1,2,3,5
		$V_{OMdc} = 0.8 * VDD$	0.9	1	1.1	$R_{ZQ} / 2$	1,2,3,5
		$V_{OHdc} = 0.95 * VDD$	0.8	1	1.1	$R_{ZQ} / 2$	1,2,3,5
MR32 for CK & CS MR33 for CA	80Ω	$V_{OLdc} = 0.5 * VDDQ$	0.9	1	1.25	$R_{ZQ} / 3$	1,2,3,5
		$V_{OMdc} = 0.8 * VDDQ$	0.9	1	1.1	$R_{ZQ} / 3$	1,2,3,5
		$V_{OHdc} = 0.95 * VDDQ$	0.8	1	1.1	$R_{ZQ} / 3$	1,2,3,5
MR32 for CK & CS MR33 for CA	60Ω	$V_{OLdc} = 0.5 * VDDQ$	0.9	1	1.25	$R_{ZQ} / 4$	1,2,3,5
		$V_{OMdc} = 0.8 * VDDQ$	0.9	1	1.1	$R_{ZQ} / 4$	1,2,3,5
		$V_{OHdc} = 0.95 * VDDQ$	0.8	1	1.1	$R_{ZQ} / 4$	1,2,3,5
MR32 for CK & CS MR33 for CA	40Ω	$V_{OLdc} = 0.5 * VDDQ$	0.9	1	1.25	$R_{ZQ} / 6$	1,2,3,5
		$V_{OMdc} = 0.8 * VDDQ$	0.9	1	1.1	$R_{ZQ} / 6$	1,2,3,5
		$V_{OHdc} = 0.95 * VDDQ$	0.8	1	1.1	$R_{ZQ} / 6$	1,2,3,5
Mismatch Device	CA-CA within	$0.8 * VDDQ$	0		10	%	1,2,4,5

Note(s):

1 - The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.

2 - Pull-up ODT resistors are recommended to be calibrated at 0.8\*VDDQ. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5\*VDDQ and 0.95\*VDDQ.

3 - Measurement definition for RTT: [tbd](#)

4 - CA to CA mismatch within device variation for a given component including CS, CK\_t and CK\_c (characterized)


$$\text{CA-CA Mismatch in a Device} = \left( \frac{\text{RTTMax} - \text{RTTMin}}{\text{RTTNOM}} \right) \times 100$$

5 - Without ZQ calibration ODT effective RTT values have an increased tolerance of +/- 30%

## 5.5 On-Die Termination for Loopback Signals

The DDR5 DRAM includes ODT (On-Die Termination) termination resistance for the Loopback signals LBDQS and LBDQ.

The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices via MR setting.



**Figure 173 — Functional Representation of Loopback ODT**

The ODT termination resistance during power up will be set to the default values based on TBD. The ODT resistance values can be configured by MR TBD.

On-Die Termination effective resistance  $R_{TT}$  is defined by MR bits TBD.

ODT is applied to Loopback signals LBDQS and LBDQ. On die termination effective  $R_{tt}$  values supported for the Loopback pins is 48 ohms.

$$R_{TT} = \frac{V_{DDQ} - V_{out}}{|I_{out}|}$$

**Table 153 — ODT Electrical Characteristics  $R_{ZQ}=240\Omega \pm 1\%$  entire temperature operation range; after proper ZQ calibration;  $V_{DD}=V_{DDQ}$**

RTT	Vout	Min	Nom	Max	Unit	NOTE
48 ohms	$V_{OLdc} = 0.5 * V_{DDQ}$	0.9	1	1.25	RZQ/5	1,2,3
	$V_{OMdc} = 0.8 * V_{DDQ}$	0.9	1	1.1	RZQ/5	1,2,3
	$V_{OHdc} = 0.95 * V_{DDQ}$	0.8	1	1.1	RZQ/5	1,2,3
Mismatch LBDQS - LBDQ within device	$V_{OMdc} = 0.8 * V_{DDQ}$	0		8	%	1,2,3,4

Notes:

1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
2. Pull-up ODT resistors are recommended to be calibrated at  $0.8 * V_{DDQ}$ . Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at  $0.5 * V_{DDQ}$  and  $0.95 * V_{DDQ}$ .
3. Measurement definition for  $R_{TT}$ : tbd
4. Loopback ODT mismatch within device variation for a given component including LBDQS and LBDQ

## 6. AC & DC Operating Conditions

### 6.1 Absolute Maximum Ratings

Table 154 — Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	NOTE
VDD	Voltage on VDD pin relative to Vss	-0.3 ~ 1.4	V	1,3
VDDQ	Voltage on VDDQ pin relative to Vss	-0.3 ~ 1.4	V	1,3
VPP	Voltage on VPP pin relative to Vss	-0.3 ~ 2.1	V	4
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to Vss	-0.3 ~ 1.4	V	1,3,5
T <sub>STG</sub>	Storage Temperature	-55 to +100	°C	1,2

Note(s):

- Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JEDEC JESD51-2 standard.
- VDD and VDDQ must be within 300 mV of each other at all times. When VDD and VDDQ are less than 500 mV.
- VPP must be equal or greater than VDD/VDDQ at all times.
- Overshoot area above 1.5 V is specified in Section 8.3.4, Section 8.3.5, and Section 8.3.6.

## 6.2 DC Operating Conditions

Table 155 — DC Operating Conditions

Symbol	Parameter	Low Freq Voltage Spec Freq: DC to 2MHz				Z(f) Spec Freq: 2MHz to 10MHz		Z(f) Spec Freq: 20MHz		Notes
		Min.	Typ.	Max.	Unit	Zmax	Unit	Zmax	Unit	
VDD	Device Supply Voltage	1.067 (-3%)	1.1	1.166 (+6%)	V	10	mOhm	20	mOhm	1,2,3
VDDQ	Supply Voltage for I/O	1.067 (-3%)	1.1	1.166 (+6%)	V	10	mOhm	20	mOhm	1,2,3
VPP	Core Power Voltage	1.746 (-3%)	1.8	1.908 (+6%)	V	10	mOhm	20	mOhm	3

Note(s):

1. VDD must be within 66mv of VDDQ
2. AC parameters are measured with VDD and VDDQ tied together.
3. This includes all voltage noise from DC to 2 MHz at the DRAM package ball.
4. Z(f) is defined for all pins per voltage domain. Z(f) does not include the DRAM package and silicon die.




Figure 174 — Zprofile/Z(f) of the system at the DRAM package solder ball (without DRAM component)

A simplified electrical system load model for Z(F) with the general frequency response is shown in the figure below. The resistance and inductance can be scaled to generalize the spec response to the DRAM pin.




Figure 175 — Simplified Z(f) electrical model and frequency response of PDN at the DRAM pin without the DRAM component

## 6.3 DRAM Component Operating Temperature Range

**Table 156 — DC Operating Temperature Range**

Symbol	Parameter	Temperature Range (Unit: °C)		Grade	Notes
		Min	Max		
T <sub>oper_normal</sub>	Normal Operating Temperature	0	85	NT	1,2,3,4
T <sub>oper_extended</sub>	Extended Operating Temperature	0	95	XT	1,2,3,4,5

Note(s):

1. All operating temperature symbols, ranges, acronyms are referred from JESD402-1.
2. Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
3. All DDR5 SDRDAMs are required to operate in NT and XT temperature ranges.
4. When operating above 85°C, the host shall provide appropriate Refresh mode controls associated with the increased temperature range. The full description of these settings are defined in Table 68 in section 4.13.5
5. Operating Temperature for 3DS needs to be derated by the number of DRAM dies as:  $[T_{OPER} - (2.5^{\circ}\text{C} \times \log_2 N)]$ , where N is the number of the stacked dies.

## **7. AC & DC Global Definitions**

### **7.1 Transmitter (Tx), Receiver (Rx) and Channel Definitions - No Ballot**

TBD

## 7.2 Bit Error Rate

### 7.2.1 Introduction

This section provides an overview of the Bit Error Rate (BER) and the desired Statistical Level of Confidence.

### 7.2.2 General Equation

$$n = \left( \frac{1}{BER} \right) \left[ -\ln(1 - SLC) + \ln \left( \sum_{k=0}^N \frac{(n \cdot BER)^k}{k!} \right) \right]$$

Where:

- n = number of bits in a trial
- SLC = statistical level of confidence
- BER = Bit Error Rate
- k = intermediate number of specific errors found in trial
- N = number of errors recorded during trial

If no errors are assumed in a given test period, the second term drops out and the equation becomes:

$$n = \left( \frac{1}{BER} \right) [-\ln(1 - SLC)]$$

JEDEC recommends testing to 99.5% confidence levels; however, one may choose a number that is viable for their own manufacturing levels. To determine how many bits of data should be sent (again, assuming zero errors, or N=0), using BER=E<sup>-9</sup> and confidence level SLC=99.5%, the result is n=(1/BER)(-ln(1-0.995))=5.298x10<sup>9</sup>.

Results for commonly used confidence levels of 99.5% down to 70% are shown in **Table 7.2.3**.

**Table 157 — Estimated Number of Transmitted Bits (n) for the confidence level of 70% to 99.5%**

Number Errors	n = ln(1-SLC)/BER							
	99.5%	99%	95%	90%	85%	80%	75%	70%
0	5.298/BER	4.61/BER	2.99/BER	2.3/BER	1.90/BER	1.61/BER	1.39/BER	1.20/BER

## 7.2.3 Minimum Bit Error Rate (BER) Requirements

Table 158 specifies the UIavg and Bit Error Rate requirements over which certain receiver and transmitter timing and voltage specifications need to be validated assuming a 99.5% confidence level at BER=E<sup>-9</sup>.

**Table 158 — Minimum BER Requirements for Rx/Tx Timing and Voltage Tests for DDR5-3200 to 6400**

Parameter	Symbol	DDR5-3200-4400			DDR5 4800-6400			Unit	Notes
		Min	Nom	Max	Min	Nom	Max		
Average UI	UI <sub>AVG</sub>	0.999* nominal	1000/f	1.001* nominal	0.999* nominal	1000/f	1.001* nominal	ps	1
Number of UI (min)	N <sub>Min_UI_Validation</sub>	5.3x10 <sup>9</sup>	-	-	5.3x10 <sup>9</sup>	-	-	UI	2
Bit Error Rate	BER <sub>Lane</sub>	-	-	E <sup>-16</sup>	-	-	E <sup>-16</sup>	Events	3,4,5

NOTES:

1. Average UI size, "f" is data rate
2. # of UI over which certain Rx/Tx timing and voltage specifications need to be validated assuming a 99.5% confidence level at BER=E<sup>-9</sup>.
3. This is a system parameter. It is the raw bit error rate for every lane before any logical PHY or link layer based correction. It may not be possible to have a validation methodology for this parameter for a standalone transmitter or standalone receiver, therefore, this parameter has to be validated in selected systems using a suitable methodology as deemed by the platform.
4. Bit Error Rate per lane. This is a raw bit error rate before any correction. This parameter is primarily used to determine electrical margins during electrical analysis and measurements that are located between two interconnected devices.
5. This is the minimum BER requirements for testing timing and voltage parameters listed in Input Clock Jitter, Rx DQS & DQ Voltage Sensitivity, Rx DQS Jitter Sensitivity, Rx DQ Stressed Eye, Tx DQS Jitter, Tx DQ Jitter, and Tx DQ Stressed EH/EW specifications.

## 7.3 Unit Interval and Jitter Definitions

This document describes the UI and NUI Jitter definitions associated with the Jitter parameters specified in Rx Stressed Eye, Tx DQS Jitter, Tx DQ Jitter and Input Clock Jitter specifications.

### 7.3.1 Unit Interval (UI)


The times at which the differential crossing points of the clock occur are defined at  $t_1, t_2, \dots, t_{n-1}, t_n, \dots, t_K$ . The UI at index “n” is defined as shown in **Figure 176** (with  $n=1,2,\dots$ ) from an arbitrary time in steady state, where  $n=0$  is chosen as the starting crossing point.

Mathematical definition of UI is shown in **Figure 176** and **Figure 177**.

$$UI_n = t_n - t_{n-1}$$

**Figure 176 — UI Definition in Terms of Adjacent Edge Timings**

For the Single-Ended data, the unit interval time starts when the signal crosses a pre-specified reference voltage. For the differential clock, the unit interval time starts when the CK\_t and CK\_c intersect (see **Figure 177**).



**Figure 177 — UI Definition Using Clock Waveforms**

### 7.3.2 UI Jitter Definition

If a number of UI edges are computed or measured at times  $t_1, t_2, \dots, t_{n-1}, t_n, \dots, t_K$ , where  $K$  is the maximum number of samples, then the UI jitter at any instance “n” is defined in **Figure 178**, where  $T$  = the ideal UI size.

$$UI(jit)_n = (t_n - t_{n-1}) - T, \quad n=1,2,3,\dots,K$$

**Figure 178 — UI Jitter for “nth” UI Definition (in terms of ideal UI)**

In a large sample with random Gaussian-like jitter (therefore very close to symmetric distribution), the average of all UI sizes usually turns out to be very close to the ideal UI size.

The equation described in **Figure 178** assumes starting from an instant steady state, where  $n=0$  is chosen as the starting point.

1 UI = one bit, which means 2 UI = one full cycle or time period of the forwarded strobe. Example: For 6.4 GT/s signaling, the forwarded strobe frequency is 3.2 GHz, or 1 UI = 156.25 ps.

Deterministic jitter is analyzed in terms of the peak-to-peak value and in terms of specific frequency components present in the jitter, isolating the causes for each frequency. Random jitter is unbounded and analyzed in terms of statistical distribution to convert to a bit error rate (BER) for the link.

### 7.3.3 UI-UI Jitter Definition

UI-UI (read as “UI to UI”) jitter is defined to be the jitter between two consecutive UI as shown in **Figure 179**.

$$\Delta UI_n = UI_n - UI_{n-1} \quad n=2,3,\dots,K$$

**Figure 179 — UI-UI Jitter Definitions**

### 7.3.4 Accumulated Jitter (Over “N” UI)

Accumulated jitter is defined as the jitter accumulated over any consecutive “N” UI as shown in **Figure 180**.

$$T_{acc}^N = \sum_{p=m}^{m+N-1} (UI_p - \overline{UI}) \quad m=1,2,\dots,K-N$$

**Figure 180 — Definition of Accumulated Jitter (over “N” UI)**

where  $\overline{UI}$  is defined in the equation shown in **Figure 181**.

$$\overline{UI} = \frac{\sum_{p=1}^K UI_p}{K} \quad p=1,2,\dots,N,\dots,K$$

**Figure 181 — Definition of  $\overline{UI}$**

## **8. AC & DC Input Measurement Levels**

### 8.1 Overshoot and Undershoot specifications for CAC - No Ballot

## 8.2 CA Rx voltage and timings

Note: The following draft assumes internal CA VREF. If the VREF is external, the specs will be modified accordingly.

The command and address (CA) including CS input receiver compliance mask for voltage and timing is shown in the figure below. All CA, CS signals apply the same compliance mask and operate in single data rate mode.

The CA input receiver mask for voltage and timing is shown in the figure below is applied across all CA pins. The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the valid data-eye.




Figure 182 — CA Receiver (Rx) mask





Figure 183 — Across pin  $V_{REF}$  CA voltage variation


$V_{cent\_CA}(\text{pin mid})$  is defined as the midpoint between the largest  $V_{cent\_CA}$  voltage level and the smallest  $V_{cent\_CA}$  voltage level across all CA and CS pins for a given DRAM component. Each CA  $V_{cent}$  level is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in Figure 184. This clarifies that any DRAM component level variation must be accounted for within the DRAM CA Rx mask. The component level  $V_{REF}$  will be set by the system to account for Ron and ODT settings.

**CK\_t, CK\_c, CA Eye at DRAM Pin**  
**Optimally centered Rx mask**



TcIVW is not necessarily center aligned on CK\_t/CK\_c crossing at the DRAM pin, but is assumed to be center aligned at the DRAM Latch.

**Figure 184 — CA Timings at the DRAM Pins**



Note

1.  $SRIN\_cIVW = VcIVW\_Total / (tr \text{ or } tf)$ , signal must be monotonic within tr and tf range.

**Figure 185 — CA TcIPW and SRIN\_cIVW definition (for each input pulse)**




Figure 186 — CA VIH\_L\_AC definition (for each input pulse)

Table 159 — DRAM CA, CS Parametric values for DDR5-3200 to 4800

Parameter	Symbol	DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Rx Mask voltage - p-p	VciVW	-	140	-	140	-	140	-	130	-	130	mV	1,2,4
Rx Timing Window	TciVW	-	0.2	-	0.2	-	0.2	-	0.2	-	0.2	UI*	1,2,3,4,8
CA Input Pulse Amplitude	VIHL_AC	160		160		160		150		150		mV	7
CA Input Pulse Width	TciPW	0.58		0.58		0.58		0.58		0.58		UI*	5,8
Input Slew Rate over VciVW	SRIN_cIVW	1	7	1	7	1	7	1	7	1	7	V/ns	6

Note(s):

1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
2. Rx mask voltage VciVW total(max) must be centered around Vcent\_CA(pin mid).
3. Rx differential CA to CK jitter total timing window at the VciVW voltage levels.
4. Defined over the CA internal V<sub>REF</sub> range. The Rx mask at the pin must be within the internal V<sub>REF</sub> CA range irrespective of the input signal common mode.
5. CA only minimum input pulse width defined at the Vcent\_CA(pin mid).
6. Input slew rate over VciVW Mask centered at Vcent\_CA(pin mid).
7. VIH\_L\_AC does not have to be met when no transitions are occurring.
8. \* UI=tCK(avg)min

Table 160 — DRAM CA, CS Parametric values for DDR5-5200 to 6400

Parameter	Symbol	DDR5-5200		DDR5-5600		DDR5-6000		DDR5-6400		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Rx Mask voltage - p-p	VciVW	-	TBD	-	TBD	-	TBD	-	TBD	mV	1,2,4
Rx Timing Window	TciVW	-	TBD	-	TBD	-	TBD	-	TBD	UI*	1,2,3,4,8
CA Input Pulse Amplitude	VIHL_AC	TBD	-	TBD	-	TBD	-	TBD	-	mV	7
CA Input Pulse Width	TciPW	TBD		TBD		TBD		TBD		UI*	5,8
Input Slew Rate over VciVW	SRIN_cIVW	1	7	1	7	1	7	1	7	V/ns	6


Note(s):

1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
2. Rx mask voltage VciVW total(max) must be centered around Vcent\_CA(pin mid).
3. Rx differential CA to CK jitter total timing window at the VciVW voltage levels.
4. Defined over the CA internal V<sub>REF</sub> range. The Rx mask at the pin must be within the internal V<sub>REF</sub> CA range irrespective of the input signal common mode.
5. CA only minimum input pulse width defined at the Vcent\_CA(pin mid).
6. Input slew rate over VciVW Mask centered at Vcent\_CA(pin mid).
7. VIH\_L\_AC does not have to be met when no transitions are occurring.
8. \* UI=tck(avg)min

## 8.3 Input Clock Jitter Specification

### 8.3.1 Overview

The clock is being driven to the DRAM either by the RCD for L/RDIMM modules, or by the host for U/SODIMM modules (**Figure 187**).



**Figure 187 — HOST driving clock signals to the DRAM**

### 8.3.2 Specification for DRAM Input Clock Jitter

The Random Jitter (Rj) specified is a random jitter meeting a Gaussian distribution. The Deterministic Jitter (Dj) specified is bounded. Input clock violating the min/max jitter values may result in malfunction of the DDR5 SDRAM device.

**Table 161 — DRAM Input Clock Jitter Specifications for DDR5-3200 to 4400**

[BUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak]

Parameter	Symbol	DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
DRAM Reference clock frequency	tCK	0.9999 * f0	1.0001 * f0	0.9999 * f0	1.0001 * f0	0.9999 * f0	1.0001 * f0	0.9999 * f0	1.0001 * f0	0.9999 * f0	1.0001 * f0	MHz	1,11
Duty Cycle Error	tCK_Duty_UI_Error	-	0.05	-	0.05	-	0.05	-	0.05	-	0.05	UI	1,4,11
Rj RMS value of 1-UI Jitter	tCK_1UI_Rj_NoBUJ	-	0.0037	-	0.0037	-	0.0037	-	0.0037	-	0.0037	UI (RMS)	3,5,11
Dj pp value of 1-UI Jitter	tCK_1UI_Dj_NoBUJ	-	0.030	-	0.030	-	0.030	-	0.030	-	0.030	UI	3,6,11
Tj value of 1-UI Jitter	tCK_1UI_Tj_NoBUJ	-	0.090	-	0.090	-	0.090	-	0.090	-	0.090	UI	3,6,11
Rj RMS value of N-UI Jitter, where N=2,3	tCK_NUI_Rj_NoBUJ , where N=2,3	-	0.0040	-	0.0040	-	0.0040	-	0.0040	-	0.0040	UI (RMS)	3,7,11
Dj pp value of N-UI Jitter, where N=2,3	tCK_NUI_Dj_NoBUJ , where N=2,3	-	0.074	-	0.074	-	0.074	-	0.074	-	0.074	UI	3,7,11
Tj value of N-UI Jitter, where N=2,3	tCK_NUI_Tj_NoBUJ , where N=2,3	-	0.140	-	0.140	-	0.140	-	0.140	-	0.140	UI	3,8,11
Rj RMS value of N-UI Jitter, where N=4,5,6,...,30	tCK_NUI_Rj_NoBUJ , where N=4,5,6,...,30	-	TBD	-	TBD	-	TBD	-	TBD	-	TBD	UI (RMS)	3,9,11,12
Dj pp value of N-UI Jitter, N=4,5,6,...,30	tCK_NUI_Dj_NoBUJ , where N=4,5,6,...,30	-	TBD	-	TBD	-	TBD	-	TBD	-	TBD	UI	3,10,11,12
Tj value of N-UI Jitter, N=4,5,6,...,30	tCK_NUI_Tj_NoBUJ , where N=4,5,6,...,30	-	TBD	-	TBD	-	TBD	-	TBD	-	TBD	UI	3,10,11,12

Note(s):

- f0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600
- Rise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock
- On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining Tx lanes send patterns to the corresponding Rx receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility
- Duty Cycle Error defined as absolute difference between average value of all UI with that of average of odd UI, which in magnitude would equal absolute difference between average of all UI and average of all even UI.
- Rj RMS value of 1-UI jitter without BUJ, but on-die system-like noise present. This extraction is to be done after software correction of DCD
- Dj pp value of 1-UI jitter (after software assisted DCC). Without BUJ, but on-die system like noise present. Dj indicates Djdd of dual-Dirac fitting, after software correction of DCD
- Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. This extraction is to be done after software correction of DCD
- Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac fitting, after software correction of DCD
- Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. This extraction is to be done after software correction of DCD
- Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj indicates Djdd of dual-Dirac fitting, after software correction of DCD
- The validation methodology for these parameters will be covered in future ballots
- If the clock meets total jitter Tj at BER of 1E<sup>-16</sup>, then meeting the individual Rj and Dj components of the spec can be considered optional. Tj is defined as Dj + 16.2\*Rj for BER of 1E<sup>-16</sup>

**Table 162 — DRAM Input Clock Jitter Specifications for DDR5-5200 to 6400**

[BUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak]

Parameter	Symbol	DDR5-5200		DDR5-5600		DDR5-6000		DDR5-6400		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
DRAM Reference clock frequency	tCK	0.9999* f0	1.0001* f0	0.9999* f0	1.0001* f0	0.9999* f0	1.0001* f0	0.9999* f0	1.0001* f0	MHz	1,11
Duty Cycle Error	tCK_Duty_UI_Error	-	TBD	-	TBD	-	TBD	-	TBD	UI	1,4,11
Rj RMS value of 1-UI Jitter	tCK_1UI_Rj_NoBUJ	-	TBD	-	TBD	-	TBD	-	TBD	UI (RMS)	3,5,11
Dj pp value of 1-UI Jitter	tCK_1UI_Dj_NoBUJ	-	TBD	-	TBD	-	TBD	-	TBD	UI	3,6,11
Tj value of 1-UI Jitter	tCK_1UI_Tj_NoBUJ	-	TBD	-	TBD	-	TBD	-	TBD	UI	3,6,11
Rj RMS value of N-UI Jitter, where N=2,3	tCK_NUI_Rj_NoBUJ, where N=2,3	-	TBD	-	TBD	-	TBD	-	TBD	UI (RMS)	3,7,11
Dj pp value of N-UI Jitter, where N=2,3	tCK_NUI_Dj_NoBUJ, where N=2,3	-	TBD	-	TBD	-	TBD	-	TBD	UI	3,7,11
Tj value of N-UI Jitter, where N=2,3	tCK_NUI_Tj_NoBUJ, where N=2,3	-	TBD	-	TBD	-	TBD	-	TBD	UI	3,8,11
Rj RMS value of N-UI Jitter, where N=4,5,6,....,30	tCK_NUI_Rj_NoBUJ, where N=4,5,6,....,30	-	TBD	-	TBD	-	TBD	-	TBD	UI (RMS)	3,9,11,12
Dj pp value of N-UI Jitter, N=4,5,6,....,30	tCK_NUI_Dj_NoBUJ, where N=4,5,6,....,30	-	TBD	-	TBD	-	TBD	-	TBD	UI	3,10,11,12
Tj value of N-UI Jitter, N=4,5,6,....,30	tCK_NUI_Tj_NoBUJ, where N=4,5,6,....,30	-	TBD	-	TBD	-	TBD	-	TBD	UI	3,10,11,12

NOTE(S):

- f0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600
- Rise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock
- On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining Tx lanes send patterns to the corresponding Rx receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility
- Duty Cycle Error defined as absolute difference between average value of all UI with that of average of odd UI, which in magnitude would equal absolute difference between average of all UI and average of all even UI.
- Rj RMS value of 1-UI jitter without BUJ, but on-die system-like noise present. This extraction is to be done after software correction of DCD
- Dj pp value of 1-UI jitter (after software assisted DCC). Without BUJ, but on-die system like noise present. Dj indicates Djdd of dual-Dirac fitting, after software correction of DCD
- Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. This extraction is to be done after software correction of DCD
- Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac fitting, after software correction of DCD
- Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. This extraction is to be done after software correction of DCD
- Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj indicates Djdd of dual-Dirac fitting, after software correction of DCD
- The validation methodology for these parameters will be covered in future ballots
- If the clock meets total jitter Tj at BER of 1E<sup>-16</sup>, then meeting the individual Rj and Dj components of the spec can be considered optional. Tj is defined as Dj + 16.2\*Rj for BER of 1E<sup>-16</sup>

## 8.4 Differential Input Clock (CK\_t, CK\_c) Cross Point Voltage (VIX)




Figure 139 - VIX Definition (CK)

Table 163 — Crosspoint Voltage (VIX) for Differential Input Clock

Parameter	Symbol	DDR5-3200 - 4800		DDR5-5200 - 6400		DDR5-6800 - 8400		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Clock differential input crosspoint voltage ratio	VIX_CK_Ratio	-	50	-	50	-	TBD	%	1,2,3

Note(s):

1. The VIX\_CK voltage is referenced to VCKmid(mean) = (CK\_t voltage + CK\_c voltage) / 2, where the mean is over 8 UI
2. VIX\_CK\_Ratio = (|VIX\_CK| / |V<sub>RMS</sub>|) \* 100%, where V<sub>RMS</sub> = RMS(CK\_t voltage - CK\_c voltage)
3. Only applies when both CK\_t and CK\_c are transitioning

## 8.5 Differential Input Clock Voltage Sensitivity

The differential input clock voltage sensitivity test provides the methodology for testing the receiver's sensitivity to clock by varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj, Dj, DCD) and crosstalk noise. This specifies the Rx voltage sensitivity requirement. The system input swing to the DRAM must be larger than the DRAM Rx at the specified BER




Figure 188 — Example of DDR5 Memory Interconnect

### 8.5.1 Differential Input Clock Voltage Sensitivity Parameter


Differential input clock (CK\_t, CK\_c) VRx\_CK is defined and measured as shown below. The clock receiver must pass the minimum BER requirements for DDR5.

Table 164 — Differential Input Clock Voltage Sensitivity Parameter for DDR5-3200 to 4800

Parameter	Symbol	DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Input Clock Voltage Sensitivity (differential pp)	VRx_CK	-	200	-	200	-	180	-	180	-	160	mV	1,2

NOTE(S):

1. Refer to the minimum BER requirements for DDR5
2. The validation methodology for this parameter will be covered in future ballot(s)



**Figure 189 — VRx\_CK**

## 8.5.2 Differential Input Voltage Levels for Clock

**Table 165 — Differential Clock (CK\_t, CK\_c) Input Levels for DDR5-3200 to DDR5-6400**

From	Parameter	DDR5 3200-6400	Note
$V_{IHdiffCK}$	Differential input high measurement level (CK_t, CK_c)	$0.75 \times V_{diffpk-pk}$	1,2
$V_{ILdiffCK}$	Differential input low measurement level (CK_t, CK_c)	$0.25 \times V_{diffpk-pk}$	1,2

Note(s):

1.  $V_{diffpk-pk}$  defined in **Figure 188**
2.  $V_{diffpk-pk}$  is the mean high voltage minus the mean low voltage over TBD samples
3. All parameters are defined over the entire clock common mode range

### 8.5.3 Differential Input Slew Rate Definition for Clock (CK\_t, CK\_c)

Input slew rate for differential signals (CK\_t, CK\_c) are defined and measured as shown below.




Figure 190 — Differential Input Slew Rate Definition for CK\_t, CK\_c

Table 166 — Differential Input Slew Rate Definition for CK\_t, CK\_c

Parameter	Measured		Defined by	Notes
	From	To		
Differential Input slew rate for rising edge (CK_t - CK_c)	VIL <sub>diffCK</sub>	VIH <sub>diffCK</sub>	$(VIH_{diffCK} - VIL_{diffCK}) / \text{deltaTRdiff}$	
Differential Input slew rate for falling edge (CK_t - CK_c)	VIH <sub>diffCK</sub>	VIL <sub>diffCK</sub>	$(VIH_{diffCK} - VIL_{diffCK}) / \text{deltaTFdiff}$	

Note(s):

Table 167 — Differential Input Slew Rate for CK\_t, CK\_c for DDR5-3200 to DDR5-4800

Parameter	Symbol	DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Differential Input Slew Rate for CK_t, CK_c	SRIdiff_CK	2	14	2	14	2	14	2	14	2	14	V/ns	

Note(s):

## 8.6 Rx DQS Jitter Sensitivity

The receiver DQS jitter sensitivity test provides the methodology for testing the receiver's strobe sensitivity to an applied duty cycle distortion (DCD) and/or random jitter (Rj) at the forwarded strobe input without adding jitter, noise and ISI to the data. The receiver must pass the appropriate BER rate when no cross-talk nor ISI is applied, and must pass through the combination of applied DCD and Rj.




Figure 191 — SDRAM's Rx Forwarded Strobes for Jitter Sensitivity Testing

### 8.6.1 Rx DQS Jitter Sensitivity Specification

The following table provides Rx DQS Jitter Sensitivity Specification for the DDR5 DRAM receivers when operating at various possible transfer rates. These parameters are tested on the CTC2 card with neither additive gain nor Rx Equalization set.

Table 168 — Rx DQS Jitter Sensitivity Specification for DDR5-3200 to 4800

[BER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter]

Parameter	Symbol	DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
DQ Timing Width	tRx_DQ_tMargin	0.900	-	0.875	-	0.825	-	0.825	-	0.825	-	UI	1,2,3,8,9,10
Degradation of timing width compared to tRx_DQ_tMargin, with DCD injection in DQS	$\Delta tRx\_DQ\_tMargin\_DQS\_DCD$	-	0.06	-	0.06	-	0.06	-	0.06	-	0.06	UI	1,4,8,9,10
Degradation of timing width compared to tRx_DQ_tMargin, with Rj injection in DQS	$\Delta tRx\_DQ\_tMargin\_DQS\_Rj$	-	0.09	-	0.09	-	0.09	-	0.09	-	0.09	UI	1,5,8,9,10
Degradation of timing width compared to tRx_DQ_tMargin, with both DCD and Rj injection in DQS	$\Delta tRx\_DQ\_tMargin\_DQS\_DCD\_Rj$	-	0.15	-	0.15	-	0.15	-	0.15	-	0.15	UI	1,2,6,8,9,10
Delay of any data lane relative to the DQS_t/DQS_c crossing	tRx_DQS2DQ	1	3	1	3	1	3	1	3.25	1	3.5	UI	1,7,8,9,10

Note(s):

- Validation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter
- Each of  $\Delta tRx\_DQ\_tMargin\_DQS\_DCD$ ,  $\Delta tRx\_DQ\_tMargin\_DQS\_Rj$ , and  $\Delta tRx\_DQ\_tMargin\_DQS\_DCD\_Rj$  can be relaxed by up to 5% if tRx\_DQ\_tMargin exceeds the spec by 5% or more
- DQ Timing Width - timing width for any data lane using repetitive patterns (check note 4 for the pattern) measured at BER=E-9
- Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD injection in forwarded strobe DQS compared to tRx\_DQ\_tMargin, measured at BER=E-9. The magnitude of DCD is specified under Test Conditions for Rx DQS Jitter Sensitivity Testing. Test using clock-like pattern of repeating 3 "1s" and 3 "0s"
- Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with only Rj injection in forwarded strobe DQS measured at BER=E-9, compared to tRx\_tMargin. The magnitude of Rj is specified under Test Conditions for Rx DQS Jitter Sensitivity Testing.
- Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD and Rj injection in forwarded strobe DQS measured at BER=E-9, compared to tRx\_tMargin. The magnitudes of DCD and Rj are specified under Test Conditions for Rx DQS Jitter Sensitivity Testing.

7. Delay of any data lane relative to the strobe lane, as measured at the end of Tx+Channel. This parameter is a collective sum of effects of data clock mismatches in Tx and on the medium connecting Tx and Rx.

8. All measurements at BER=E-9

9. This test should be done after the DQS and DQ Voltage Sensitivity tests are completed and passing

10. The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.

## 8.6.2 Test Conditions for Rx DQS Jitter Sensitivity Tests

Table 2 lists the amount of Duty Cycle Distortion (DCD) and/or Random Jitter (Rj) that must be applied to the forwarded strobe when measuring the Rx DQS Jitter Sensitivity parameters specified in **Table 168** and **Table 194**.

**Table 169 — Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-3200 to 4800**

Parameter	Symbol	DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Applied DCD to the DQS	tRx_DQS_DCD	-	0.045	-	0.045	-	0.045	-	0.045	-	0.045	UI	1,2,3,6,7,10
Applied Rj RMS to the DQS	tRx_DQS_Rj	-	0.0075	-	0.0075	-	0.0075	-	0.0075	-	0.0075	UI (RMS)	1,2,4,6,8,10
Applied DCD and Rj RMS to the DQS	tRx_DQS_DCD_Rj	-	0.045UI DCD + 0.0075UI Rj RMS	-	0.045UI DCD + 0.0075UI Rj RMS	-	0.045UI DCD + 0.0075UI Rj RMS	-	0.045UI DCD + 0.0075UI Rj RMS	-	0.045UI DCD + 0.0075UI Rj RMS	UI	1,2,5,6,7,9,10

Note(s):

1. While imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The specified voltages are at the Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.
2. The jitter response of the forwarded strobe channel will depend on the input voltage, primarily due to bandwidth limitations of the clock receiver. For this revision, no separate specification of jitter as a function of input amplitude is specified, instead the response characterization done at the specified clock amplitude only. The specified voltages are at the Rx input pin
3. Various DCD values should be tested, complying within the maximum limits
4. Various Rj values should be tested, complying within the maximum limits
5. Various combinations of DCD and Rj should be tested, complying within the maximum limits. The maximum timing margin degradation as a result of these injected jitter is specified in a separate table
6. Although DDR5 has bursty traffic, current available BERTs that can be used for this test do not support burst traffic patterns. A continuous strobe and continuous DQ are used for this parameter. The clock like pattern repeating 3 "1s" and 3 "0s" is used for this test.
7. Duty Cycle Distortion (in UI DCD) as applied to the input forwarded DQS from BERT (UI)
8. RMS value of Rj (specified as Edge jitter) applied to the input forwarded DQS from BERT (values of the edge jitter RMS values specified as % of UI)
9. Duty cycle distortion (specified as UI DCD) and rms values of Rj (specified as edge jitter) applied to the input forwarded DQS from BERT (values of the edge jitter RMS values specified as % of UI)
10. The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.

## 8.7 Rx DQS Voltage Sensitivity

### 8.7.1 Overview

The receiver DQS (strobe) input voltage sensitivity test provides the methodology for testing the receiver's sensitivity to varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj, Dj, DCD) and crosstalk noise.




Figure 192 — Example of DDR5 Memory Interconnect

### 8.7.2 Receiver DQS Voltage Sensitivity Parameter

Input differential (DQS<sub>t</sub>, DQS<sub>c</sub>) VR<sub>x</sub>\_DQS is defined and measured as shown below. The receiver must pass the minimum BER requirements for DDR5. These parameters are tested on the CTC2 card with neither additive gain nor Rx Equalization set.

Table 170 — Rx DQS Input Voltage Sensitivity Parameter for DDR5-3200 to 4800

Parameter	Symbol	DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
DQS Rx Input Voltage Sensitivity (differential pp)	VR <sub>x</sub> _DQS	-	130	-	115	-	105	-	100	-	100	mV	1,2,3

Note(s):

1. Refer to the minimum BER requirements for DDR5
2. The validation methodology for this parameter will be covered in future ballot(s)
3. Test using clock like pattern of repeating 3 "1s" and 3 "0s"




Figure 193 — VR<sub>x</sub>\_DQS

## 8.8 Differential Strobe (DQS\_t, DQS\_c) Input Cross Point Voltage (VIX)




Figure 194 — VIX Definition (DQS)

Table 171 — Crosspoint Voltage (VIX) for DQS Differential Input Signals

Parameter	Symbol	DDR5-3200 - 4800		DDR5-5200 - 6400		DDR5-6800 - 8400		Unit	Notes
		Min	Max	Min	Max	Min	Max		
DQS differential input crosspoint voltage ratio	VIX_DQS_Ratio	-	50	-	50	-	TBD	%	1,2,3

Note(s):

1. The VIX\_DQS voltage is referenced to  $VDQSmid(\text{mean}) = (DQS\_t \text{ voltage} + DQS\_c \text{ voltage}) / 2$ , where the mean is over 8 UI
2.  $VIX\_DQS\_Ratio = (|VIX\_DQS| / |V_{RMS}|) * 100\%$ , where  $V_{RMS} = RMS(DQS\_t \text{ voltage} - DQS\_c \text{ voltage})$
3. Only applies when both DQS\_t and DQS\_c are transitioning (including preamble)

## 8.8.1 Differential Input Levels for DQS

Table 172 — Differential Input Levels for DQS (DQS\_t, DQS\_c) for DDR5-3200 to DDR5-6400

From	Parameter	DDR5 3200-6400	Note
$V_{IHdiffDQS}$	Differential input high measurement level (DQS_t, DQS_c)	$0.75 \times V_{diffpk-pk}$	1,2,3
$V_{ILdiffDQS}$	Differential input low measurement level (DQS_t, DQS_c)	$0.25 \times V_{diffpk-pk}$	1,2,3

Note(s):

- $V_{diffpk-pk}$  defined in **Figure 195**
- $V_{diffpk-pk}$  is the mean high voltage minus the mean low voltage over TBD samples
- All parameters are defined over the entire clock common mode range

## 8.8.2 Differential Input Slew Rate for DQS\_t, DQS\_c

Input slew rate for differential signals are defined and measured as shown below.




Figure 195 — Differential Input Slew Rate Definition for DQS\_t, DQS\_c

Table 173 — Differential Input Slew Rate Definition for DQS\_t, DQS\_c

Parameter	Measured		Defined by	Notes
	From	To		
Differential Input slew rate for rising edge (DQS_t, DQS_c)	$V_{ILdiffDQS}$	$V_{IHdiffDQS}$	$(V_{IHdiffDQS} - V_{ILdiffDQS}) / \text{deltaTRdiff}$	1,2,3
Differential Input slew rate for falling edge (DQS_t, DQS_c)	$V_{IHdiffDQS}$	$V_{ILdiffDQS}$	$(V_{IHdiffDQS} - V_{ILdiffDQS}) / \text{deltaTFdiff}$	1,2,3

Note(s):

**Table 174 — Differential Input Slew Rate for DQS\_t, DQS\_c for DDR5-3200 to 4800**

Parameter	Symbol	DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Differential Input Slew Rate for DQS_t, DQS_c	SRIdiff_DQS	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	V/ns	1

Note(s):

1. Only applies when both DQS\_t and DQS\_c are transitioning.

## 8.9 Rx DQ Voltage Sensitivity

### 8.9.1 Overview

The receiver data input voltage sensitivity test provides the methodology for testing the receiver's sensitivity to varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj, Dj, DCD) and crosstalk noise.




Figure 196 — Example of DDR5 Memory Interconnect

### 8.9.2 Receiver DQ Input Voltage Sensitivity Parameters

Input single-ended VRx\_DQ is defined and measured as shown below. The receiver must pass the minimum BER requirements for DDR5.

Table 175 — Rx DQ Input Voltage Sensitivity Parameters for DDR5-3200 to 6400

Parameter	Symbol	DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400-6400		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Minimum DQ Rx input voltage sensitivity applied around Vref	VRx_DQ	-	85	-	75	-	70	-	TBD	mV	1,2

NOTE(S):

1. Refer to the minimum BER requirements for DDR5






Figure 197 — VRx\_DQ

## 8.10 Rx Stressed Eye

The stressed eye tests provide the methodology for creating the appropriate stress for the DRAM's receiver with the combination of ISI (both loss and reflective), jitter (Rj, Dj, DCD), and crosstalk noise. The receiver must pass the appropriate BER rate when the equivalent stressed eye is applied through the combination of ISI, jitter and crosstalk.

**Figure 198 — Example of Rx Stressed Test Setup in the Presence of ISI, Jitter and Crosstalk**



**Figure 199 — Example of Rx Stressed Eye Height and Eye Width**

## 8.10.1 Parameters for DDR5 Rx Stressed Eye Tests

**Table 176 — Test Conditions for Rx Stressed Eye Tests for DDR5-3200 to 4800**

[BER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak]

Parameter	Symbol	DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Eye height of stressed eye for Golden Reference Channel 1	RxEH_Stressed_Eye_Golden_Ref_Channel_1	-	95	-	85	-	80	-	75	-	70	mV	1,2,3,4,5,6,7,8,9
Eye width of stressed eye Golden Reference Channel 1	RxEW_Stressed_Eye_Golden_Ref_Channel_1	-	0.25	-	0.25	-	0.25	-	0.25	-	0.25	UI	1,2,3,4,5,6,7,8,9
Vswing stress to meet above data eye	Vswing_Stressed_Eye_Golden_Ref_Channel_1	-	600	-	600	-	600	-	600	-	600	mV	1,2
Injected sinusoidal jitter at 200 MHz to meet above data eye	Sj_Stressed_Eye_Golden_Ref_Channel_1	0	0.45	0	0.45	0	0.45	0	0.45	0	0.45	UI p-p	1,2
Injected Random wide band (10 MHz-1 GHz) Jitter to meet above data eye	Rj_Stressed_Eye_Golden_Ref_Channel_1	0	0.04	0	0.04	0	0.04	0	0.04	0	0.04	UI RMS	1,2
Injected voltage noise as PRBS23, or Injected voltage noise at 2.1 GHz	Vnoise_Stressed_Eye_Golden_Ref_Channel_1	0	125	0	125	0	125	0	125	0	125	mV p-p	1,2
Golden Reference Channel 1 Characteristics as measured at TBD	Golden_Ref_Channel_1_Characteristics	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	dB	3

Note(s):

1. Must meet minimum BER of  $1E^{-16}$  or better requirement with the stressed eye at the slice of the receiver (after equalization is applied in the summer.) The eye shape is verified by measuring to BER  $E^{-9}$  and extrapolating to BER  $E^{-16}$
2. These parameters are applied on the defined golden reference channel with parameters TBD.
3. DFE tap range limits apply: sum of absolute values of Tap-2, Tap-3, and Tap-4 shall be less than 60mV ( $|Tap-2| + |Tap-3| + |Tap-4| < 60mV$ ).
4. Evaluated with no DC supply voltage drift.
5. Evaluated with no temperature drift.
6. Supply voltage noise limited according to DC bandwidth spec, see Recommended DC Operating Conditions
7. The stressed eye is to be assumed to have a diamond shape
8. The VREFDQ, DFE Gain Bias Step, and DFE Taps 1,2,3,4 Bias Step can be adjusted as needed, without exceeding the specifications, for this test, including the limits placed in Note 3
9. The stressed eye is defined as centered on the DQS<sub>t</sub>/DQS<sub>c</sub> crossing during the calibration. Measurement includes an optimal set of DQS<sub>t</sub>/DQS<sub>c</sub> location. VrefDQ. and DFE solution to give the best eye margin

## 8.11 Connectivity Test Mode - Input level and Timing Requirement

During CT Mode, input levels are defined below.

TEN pin: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ

CS\_n: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ.

Test Input pins: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ.

RESET\_n: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ.

Prior to the assertion of the TEN pin, all voltage supplies must be valid and stable.

Upon the assertion of the TEN pin, the CK\_t and CK\_c signals will be ignored and the DDR5 memory device will enter into the CT mode after time  $t_{CT\_Enable}$ . In the CT mode, no refresh activities in the memory arrays, initiated either externally (i.e., auto-refresh) or internally (i.e., self-refresh), will be maintained.

The TEN pin may be asserted after the DRAM has completed power-on, after RESET\_n has de-asserted, the wait time after the RESET\_n de-assertion has elapsed, and prior to starting clocks (CK\_t, CK\_c).

The TEN pin may be de-asserted at any time in the CT mode. Upon exiting the CT mode, the states of the DDR5 memory device are unknown and the integrity of the original content of the memory array is not guaranteed; therefore, the reset initialization sequence is required.

All output signals at the test output pins will be stable within  $t_{CT\_valid}$  after the test inputs have been applied to the test input pins with TEN input and CS\_n input maintained High and Low respectively.




Figure 200 — Timing Diagram for Connectivity Test (CT) Mode

Table 177 — AC parameters for Connectivity Test (CT) Mode

Symbol	Min	Max	Unit
$t_{CT\_IS}$	0	-	ns
$t_{CT\_Enable}$	200	-	ns
$t_{CT\_Valid}$	-	200	ns

### 8.11.1 Connectivity Test (CT) Mode Input Levels


Following input parameters will be applied for DDR5 SDRAM Input Signals during Connectivity Test Mode.

**Table 178 — CMOS rail to rail Input Levels for TEN, CS<sub>n</sub> and Test inputs**

Parameter	Symbol	Min	Max	Unit	Notes
TEN AC Input High Voltage	VIH(AC)_TEN	0.8 * VDDQ	VDDQ	V	1
TEN DC Input High Voltage	VIH(DC)_TEN	0.7 * VDDQ	VDDQ	V	
TEN DC Input Low Voltage	VIL(DC)_TEN	VSS	0.3 * VDDQ	V	
TEN AC Input Low Voltage	VIL(AC)_TEN	VSS	0.2 * VDDQ	V	2
TEN Input signal Falling time	TF_input_TEN	-	10	ns	
TEN Input signal Rising time	TR_input_TEN	-	10	ns	

Note(s):

1. Overshoot might occur. It should be limited by the Absolute Maximum DC Ratings.
2. Undershoot might occur. It should be limited by Absolute Maximum DC Ratings.



**Figure 201 — TEN Input Slew Rate Definition**

## 8.11.2 CMOS rail to rail Input Levels for RESET\_n

Table 179 — CMOS rail to rail Input Levels for RESET\_n

Parameter	Symbol	Min	Max	Unit	NOTE
AC Input High Voltage	VIH(AC)_RESET	0.8*VDDQ	VDDQ	V	5
DC Input High Voltage	VIH(DC)_RESET	0.7*VDDQ	VDDQ	V	2
DC Input Low Voltage	VIL(DC)_RESET	VSS	0.3*VDDQ	V	1
AC Input Low Voltage	VIL(AC)_RESET	VSS	0.2*VDDQ	V	6
Rising time	TR_RESET	-	1.0	us	
RESET pulse width	tPW_RESET	1.0	-	us	3,4

**Note(s):**

1. After RESET\_n is registered LOW, RESET\_n level shall be maintained below VIL(DC)\_RESET during tPW\_RESET, otherwise, SDRAM may not be reset.
2. Once RESET\_n is registered HIGH, RESET\_n level must be maintained above VIH(DC)\_RESET, otherwise, SDRAM operation will not be guaranteed until it is reset asserting RESET\_n signal LOW.
3. RESET is destructive to data contents.
4. This definition is applied only for "Reset Procedure at Power Stable".
5. Overshoot might occur. It should be limited by the Absolute Maximum DC Ratings.
6. Undershoot might occur. It should be limited by Absolute Maximum DC Ratings.




Figure 202 — RESET\_n Input Slew Rate Definition

## 9. AC & DC Output Measurement Levels and Timing

### 9.1 Output Driver DC Electrical Characteristics for DQS and DQ


The DDR5 driver supports two different Ron values. These Ron values are referred as strong(low Ron) and weak mode(high Ron). A functional representation of the output buffer is shown in the figure below.

Output driver impedance RON is defined as follows:

The individual pull-up and pull-down resistors ( $RON_{Pu}$  and  $RON_{Pd}$ ) are defined as follows:

$$RON_{Pu} = \frac{VDDQ - V_{out}}{|I_{out}|} \quad \text{under the condition that } RON_{Pd} \text{ is off}$$

$$RON_{Pd} = \frac{V_{out}}{|I_{out}|} \quad \text{under the condition that } RON_{Pu} \text{ is off}$$



**Table 180 — Output Driver DC Electrical Characteristics, assuming RZQ = 240ohm; entire operating temperature range; after proper ZQ calibration**

RON <sub>NOM</sub>	Resistor	Vout	Min	Nom	Max	Unit	NOTE
34Ω	RON34Pd	VOLdc= 0.5*VDDQ	0.8	1	1.1	RZQ/7	1,2
		VOMdc= 0.8* VDDQ	0.9	1	1.1	RZQ/7	1,2
		VOHdc= 0.95* VDDQ	0.9	1	1.25	RZQ/7	1,2
	RON34Pu	VOLdc= 0.5* VDDQ	0.9	1	1.25	RZQ/7	1,2
		VOMdc= 0.8* VDDQ	0.9	1	1.1	RZQ/7	1,2
		VOHdc= 0.95* VDDQ	0.8	1	1.1	RZQ/7	1,2
48Ω	RON48Pd	VOLdc= 0.5*VDDQ	0.8	1	1.1	RZQ/5	1,2
		VOMdc= 0.8* VDDQ	0.9	1	1.1	RZQ/5	1,2
		VOHdc= 0.95* VDDQ	0.9	1	1.25	RZQ/5	1,2
	RON48Pu	VOLdc= 0.5* VDDQ	0.9	1	1.25	RZQ/5	1,2
		VOMdc= 0.8* VDDQ	0.9	1	1.1	RZQ/5	1,2
		VOHdc= 0.95* VDDQ	0.8	1	1.1	RZQ/5	1,2
Mismatch between pull-up and pull-down, MMPuPd		VOMdc= 0.8* VDDQ	-10		10	%	1,2,3,4
Mismatch DQ-DQ within byte variation pull-up, MMPudd		VOMdc= 0.8* VDDQ			10	%	1,2,4
Mismatch DQ-DQ within byte variation pull-dn, MMPddd		VOMdc= 0.8* VDDQ			10	%	1,2,4

**NOTE :**

- The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity(TBD).
- Pull-up and pull-dn output driver impedances are recommended to be calibrated at 0.8 \* VDDQ. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5 \* VDDQ and 0.95 \* VDDQ.
- Measurement definition for mismatch between pull-up and pull-down, MMPuPd : Measure RONPu and RONPd both at 0.8\*VDD separately; Ronom is the nominal Ron value

$$MMPuPd = \frac{RONPu - RONPd}{RONNOM} * 100$$

- RON variance range ratio to RON Nominal value in a given component, including DQS\_t and DQS\_c.

$$MMPudd = \frac{RONPuMax - RONPuMin}{RONNOM} * 100$$

$$MMPddd = \frac{RONPdMax - RONPdMin}{RONNOM} * 100$$


- This parameter of x16 device is specified for Upper byte and Lower byte.

## 9.2 Output Driver DC Electrical Characteristics for Loopback Signals LBDQS, LBDQ

The DDR5 Loopback driver supports 34 ohms. A functional representation of the output buffer is shown in the figure below.

$$RON_{Pu} = \frac{VDDQ - V_{out}}{|I_{out}|} \quad \text{under the condition that } RON_{Pd} \text{ is off}$$

$$RON_{Pd} = \frac{V_{out}}{|I_{out}|} \quad \text{under the condition that } RON_{Pu} \text{ is off}$$



**Figure 203 — Output Driver for Loopback Signals**

**Table 181 — Output Driver DC Electrical Characteristics, assuming RZQ = 240ohm entire operating temperature range; after proper ZQ calibration**

RON <sub>NOM</sub>	Resistor	V <sub>out</sub>	Min	Nom	Max	Unit	Notes
34Ω	RON34Pd	VOLdc= 0.5*VDDQ	0.8	1	1.1	RZQ/7	1,2
		VOMdc= 0.8* VDDQ	0.9	1	1.1	RZQ/7	1,2
		VOHdc= 0.95* VDDQ	0.9	1	1.25	RZQ/7	1,2
	RON34Pu	VOLdc= 0.5* VDDQ	0.9	1	1.25	RZQ/7	1,2
		VOMdc= 0.8* VDDQ	0.9	1	1.1	RZQ/7	1,2
		VOHdc= 0.95* VDDQ	0.8	1	1.1	RZQ/7	1,2
Mismatch between pull-up and pull-down, MMPuPd		VOMdc= 0.8* VDDQ	-10		10	%	1,2,3,4
Mismatch LBDQS-LBDQ within device variation pull-up, MMPudd		VOMdc= 0.8* VDDQ			10	%	1,2,4
Mismatch LBDQS-LBDQ within device variation pull-dn, MMPddd		VOMdc= 0.8* VDDQ			10	%	1,2,4

**NOTE:**

1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity(TBD).
2. Pull-up and pull-dn output driver impedances are recommended to be calibrated at 0.8 \* VDDQ. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5 \* VDDQ and 0.95 \* VDDQ.

3. Measurement definition for mismatch between pull-up and pull-down, MMPuPd : Measure RONPu and RONPD both at 0.8\*VDD separately; Ronnom is the nominal Ron value

$$\text{MMPuPd} = \frac{\text{RONPu} - \text{RONPd}}{\text{RONNOM}} * 100$$

4. RON variance range ratio to RON Nominal value in a given component, including LBDQS and LBDQ.

$$\text{MMPudd} = \frac{\text{RONPuMax} - \text{RONPuMin}}{\text{RONNOM}} * 100$$

$$\text{MMPddd} = \frac{\text{RONPdMax} - \text{RONPdMin}}{\text{RONNOM}} * 100$$

### 9.3 Loopback Output Timing

Loopback strobe LBDQS to Loopback data LBDQ relationship is illustrated in **Figure 204**.


- tLBQSH describes the single-ended LBDQS strobe high pulse width
- tLBQSL describes the single-ended LBDQS strobe low pulse width
- tLBDQSQ describes the latest valid transition of LBDQ measured at both rising and falling edges of LBDQS
- tLBQH describes the earliest invalid transition of LBDQ measured at both rising and falling edges of LBDQS
- tLBDVW describes the data valid window per device per UI and is derived from (tLBQH-tLBDQSQ) of each UI on a given DRAM

**Table 182 — Loopback Output Timing Parameters for DDR5-3200 to 4800**

Speed		DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Units	NOT E
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>Loopback Timing</b>													
Loopback LBDQS Output Low Time	tLBQSL	0.7	-	0.7	-	0.7	-	0.7	-	0.7	-	tCK	1
Loopback LBDQS Output High Time	tLBQSH	0.7	-	0.7	-	0.7	-	0.7	-	0.7	-	tCK	1
Loopback LBDQS to LBDQ Skew	tLBDQSQ	0.2	-	0.2	-	0.2	-	0.2	-	0.2	-	tCK/2	1
Loopback LBDQ Output Time from LBDQS	tLBQH	3.6	-	3.6	-	3.6	-	3.6	-	3.6	-	tCK/2	1
Loopback Data valid window (tLBQH-tLBDQSQ) of each UI per DRAM	tLBDVW	3.4	-	3.4	-	3.4	-	3.4	-	3.4	-	tCK/2	1

Note(s):

- 1: Based on Loopback 4-way interleave setting (see MR53)



**Figure 204 — Loopback Strobe to Data Relationship**


### 9.3.1 Alert\_n output Drive Characteristic

A functional representation of the output buffer is shown in the figure below. Output driver impedance RON is defined as follows:

$$RON_{Pd} = \frac{V_{out}}{I_{out}}$$

under the condition that  $RON_{Pu}$  is off

Alert Driver



Resistor	Vout	Min	Max	Unit	NOTE
RONPd	VOLdc = 0.1* VDDQ	0.3	1.1	RzQ/7	
	VOMdc = 0.8* VDDQ	0.4	1.1	RzQ/7	
	VOHdc = 0.95* VDDQ	0.4	1.25	RzQ/7	

Note(s):

### 9.3.2 Output Driver Characteristic of Connectivity Test (CT) Mode

Following Output driver impedance RON will be applied to the Test Output Pin during Connectivity Test ( CT ) Mode.

The individual pull-up and pull-down resistors (RONPu\_CT and RONPd\_CT) are defined as follows:

$$RON_{Pu\_CT} = \frac{V_{DDQ} - V_{OUT}}{|I_{out}|}$$

$$RON_{Pd\_CT} = \frac{V_{OUT}}{|I_{out}|}$$




Figure 205 — Output Driver

RONNOM_CT	Resistor	Vout	Max	Units	NOTE
34Ω	RONPd_CT	VOBdc = 0.2 x VDDQ	1.9	Rzq/7	1,2
		VOLdc = 0.5 x VDDQ	2.0	Rzq/7	1,2
		VOMdc = 0.8 x VDDQ	2.2	Rzq/7	1,2
		VOHdc = 0.95 x VDDQ	2.5	Rzq/7	1,2
	RONPu_CT	VOBdc = 0.2 x VDDQ	1.9	Rzq/7	1,2
		VOLdc = 0.5 x VDDQ	2.0	Rzq/7	1,2
		VOMdc = 0.8 x VDDQ	2.2	Rzq/7	1,2
		VOHdc = 0.95 x VDDQ	2.5	Rzq/7	1,2

**Note(s):**

1. Connectivity test mode uses un-calibrated drivers, showing the full range over PVT. No mismatch between pull up and pull down is defined.
2. Uncalibrated drive strength tolerance is specified at +/- 30%

## 9.4 Single-ended Output Levels - VOL/VOH

Table 183 — Single-ended Output levels for DDR5-3200 to DDR5-6400

Symbol	Parameter	DDR5-3200-6400	Units	Notes
V <sub>OH</sub>	Output high measurement level (for output SR)	0.75 x V <sub>pk-pk</sub>	V	1
V <sub>OL</sub>	Output low measurement level (for output SR)	0.25 x V <sub>pk-pk</sub>	V	1

Note(s):

1. V<sub>pk-pk</sub> is the mean high voltage minus the mean low voltage over TBD samples.

## 9.5 Single-Ended Output Levels - VOL/VOH for Loopback Signals

Table 184 — Single-ended Output levels for Loopback Signals DDR5-3200 to DDR5-6400

Symbol	Parameter	DDR5-3200-6400	Units	Notes
V <sub>OH</sub>	Output high measurement level (for output SR)	0.75 x V <sub>pk-pk</sub>	V	1
V <sub>OL</sub>	Output low measurement level (for output SR)	0.25 x V <sub>pk-pk</sub>	V	1

Note(s):

1. V<sub>pk-pk</sub> is the mean high voltage minus the mean low voltage over TBD samples.

## 9.6 Single-ended Output Slew Rate


With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between  $V_{OL}$  and  $V_{OH}$  for single ended signals as shown in Table 185 and Figure 206.

**Table 185 — Single-ended output slew rate definition**

Description	Measured		Defined by
	From	To	
Single ended output slew rate for rising edge	$V_{OL}$	$V_{OH}$	$[V_{OH}-V_{OL}] / \text{delta TRse}$
Single ended output slew rate for falling edge	$V_{OH}$	$V_{OL}$	$[V_{OH}-V_{OL}] / \text{delta TFse}$

Note(s):

1. Output slew rate is verified by design and characterization, and may not be subject to production test.



**Figure 206 — Single-ended Output Slew Rate Definition**

**Table 186 — Single-ended Output Slew Rate for DDR5-3200 to DDR5-4800**

Speed		DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Units	NOTE
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Single ended output slew rate	SRQse	8	18	8	18	8	18	8	18	8	18	V/ns	

Note(s):

## 9.7 Differential Output Levels

Table 187 — Differential Output levels for DDR5-3200 to DDR5-6400

Symbol	Parameter	DDR5-3200-6400	Units	Notes
$V_{OHdiff}$	Differential output high measurement level (for output SR)	$0.75 \times V_{diffpk-pk}$	V	1
$V_{OLdiff}$	Differential output low measurement level (for output SR)	$0.25 \times V_{diffpk-pk}$	V	1

Note(s):

- $V_{diffpk-pk}$  is the mean high voltage minus the mean low voltage over TBD samples.

## 9.8 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between  $V_{OLdiff}$  and  $V_{OHdiff}$  for differential signals as shown in Table 188 and Figure 207

Table 188 — Differential output slew rate definition

Description	Measured		Defined by
	From	To	
Differential output slew rate for rising edge	$V_{OLdiff}$	$V_{OHdiff}$	$[V_{OHdiff} - V_{OLdiff}] / \text{delta TR}_{diff}$
Differential output slew rate for falling edge	$V_{OHdiff}$	$V_{OLdiff}$	$[V_{OHdiff} - V_{OLdiff}] / \text{delta TF}_{diff}$

Note(s):

- Output slew rate is verified by design and characterization, and may not be subject to production test.

Figure 207 — Differential Output Slew Rate Definition




Table 189 — Differential Output Slew Rate for DDR5-3200 to DDR5-4800


Speed		DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Units	NOTE
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Differential output slew rate	SRQdiff	16	36	16	36	16	36	16	36	16	36	V/ns	

Note(s):

## 9.9 Tx DQS Jitter

### Overview

The Random Jitter (Rj) specified is a random jitter meeting a Gaussian distribution. The Deterministic Jitter (Dj) specified is bounded. The DDR5 device output jitter must not exceed maximum values specified in **Table 190**.



**Table 190 — Tx DQS Jitter Parameters for DDR5-3200 to 4800**

[Dj]=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak]

Parameter	Symbol	DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Rj RMS Value of 1-UI Jitter without BUJ	tTx_DQS_1UI_Rj_NoBUJ	-	tCK_1UI_Rj_NoBUJ + 0.002	-	tCK_1UI_Rj_NoBUJ + 0.002	-	tCK_1UI_Rj_NoBUJ + 0.002	-	tCK_1UI_Rj_NoBUJ + 0.002	-	tCK_1UI_Rj_NoBUJ + 0.002	UI (RMS)	1,2,3,4,5,6,7,8,9,10,11,12
Dj pp Value of 1-UI Jitter without BUJ	tTx_DQS_1UI_Dj_NoBUJ	-	0.150	-	0.150	-	0.150	-	0.150	-	0.150	UI	1,2,3,5,6,7,8,9,10,11
Rj RMS Value of N-UI jitter without BUJ, where 1<N<4	tTx_DQS_NUI_Rj_NoBUJ	-	tCK_NUI_Rj_NoBUJ + 0.002	-	tCK_NUI_Rj_NoBUJ + 0.002	-	tCK_NUI_Rj_NoBUJ + 0.002	-	tCK_NUI_Rj_NoBUJ + 0.002	-	tCK_NUI_Rj_NoBUJ + 0.002	UI (RMS)	1,2,3,5,6,7,8,9,10,11,12
Dj pp Value of N-UI Jitter without BUJ, where 1<N < 4	tTx_DQS_NUI_Dj_NoBUJ	-	0.150	-	0.150	-	0.150	-	0.150	-	0.150	UI	1,2,3,5,6,7,8,9,10,11

### Note(s)


- On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility
- On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter measurement setup, in many cases the contribution of BUJ is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to the corresponding RX receivers, so as to excite realistic on-die noise profile from device switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility
- The validation methodology for these parameters will be covered in future ballots
- Rj RMS value of 1-UI jitter. Without BUJ, but on-die system like noise present. This extraction is to be done after software correction of DCD
- See Section 7.2 for details on the minimum BER requirements
- See Section 7.3 for details on UI, NUI and Jitter definitions
- Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature prior to running the Tx DQ Jitter test
- The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44, and the Mode Registers for the Per Pin DCA of DQS are MR103 - MR110.
- Spread Spectrum Clocking (SSC) must be disabled while running the Tx DQ Jitter test

10. These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending out continuous MRR commands. The MR25 OP[3] is set to "1" to enable this feature.
11. Tested on the CTC2 card only
12. The max value of tTx\_DQS\_Rj\_1UI\_NoBUJ and tTx\_DQS\_Rj\_NUI\_NoBUJ can be 6mUI RMS

## 9.10 Tx DQ Jitter

### 9.10.1 Overview

The Random Jitter (Rj) specified is a random jitter meeting a Gaussian distribution. The Deterministic Jitter (Dj) specified is bounded. The DDR5 device output jitter must not exceed maximum values specified in **Table 191**.



## 9.10.2 Tx DQ Jitter Parameters

Table 191 — Tx DQ Jitter Parameters for DDR5-3200 to 4800

[Dj]=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak]

Parameter	Symbol	DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Rj RMS of 1-UI jitter without BUJ	tTx_DQ_1UI_Rj_NoBUJ	-	tCK_1UI_Rj_NoBUJ + 0.002	-	tCK_1UI_Rj_NoBUJ + 0.002	-	tCK_1UI_Rj_NoBUJ + 0.002	-	tCK_1UI_Rj_NoBUJ + 0.002	-	tCK_1UI_Rj_NoBUJ + 0.002	UI (RMS)	1,3,4,5,7,8,9,10,11,12,13,14
Dj pp 1-UI jitter without BUJ	tTx_DQ_1UI_Dj_NoBUJ	-	0.150	-	0.150	-	0.150	-	0.150	-	0.150	UI	3,5,7,8,9,10,11,12,13
Rj RMS of N-UI jitter without BUJ, where 1<N<4	tTx_DQ_NUI_Rj_NoBUJ	-	tCK_NUI_Rj_NoBUJ + 0.002	-	tCK_NUI_Rj_NoBUJ + 0.002	-	tCK_NUI_Rj_NoBUJ + 0.002	-	tCK_NUI_Rj_NoBUJ + 0.002	-	tCK_NUI_Rj_NoBUJ + 0.002	UI (RMS)	3,5,7,8,9,10,11,12,13,14
Dj pp N-UI jitter without BUJ, where 1<N<4	tTx_DQ_NUI_Dj_NoBUJ	-	0.150	-	0.150	-	0.150	-	0.150	-	0.150	UI	3,6,7,8,9,10,11,12,13
Delay of any data lane relative to strobe lane	tTx_DQS2DQ	-0.100	0.100	-0.100	0.100	-0.100	0.100	-0.100	0.100	-0.100	0.100	UI	3,5,6,7,9,10,11,12,13

Note(s):

- On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility.
- On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter measurement setup, in many cases, the contribution of BUJ is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility.
- The validation methodology for these parameters will be covered in future ballots
- Rj RMS value of 1-UI jitter without BUJ, but on-die system like noise present. This extraction is to be done after software correction of DCD
- Delay of any data lane relative to strobe lane, as measured at Tx output
- Vref noise level to DQ jitter should be adjusted to minimize DCD
- See **Chapter 7** for details on the minimum BER requirements
- See **Chapter 7** for details on UI, NUI and Jitter definitions
- Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature prior to running this test
- The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQLx are MR(133+8x) and MR(134+8x), where 0≤x≤7, and the Mode Registers for the Per Pin DCA of DQUy are MR(197+8y) and MR(198+8y), where 0≤y≤7.
- Spread Spectrum Clocking (SSC) must be disabled while running this test
- These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending out continuous MRR commands. The MR25 OP[3] is set to "1" to enable this feature.
- Tested on the CTC2 card only
- The max value of tTx\_DQ\_Rj\_1UI\_NoBUJ and tTx\_DQ\_Rj\_NUI\_NoBUJ can be 6mUI RMS

## 9.11 Tx DQ Stressed Eye

Tx DQ stressed eye height and eye width must meet minimum specification values at  $BER=E^{-9}$  and confidence level 99.5%. Tx DQ Stressed Eye shows the DQS to DQ skew for both Eye Width and Eye Height. In order to support different Host Receiver (Rx) designs, it is the responsibility of the Host to insure the advanced DQS edges are adjusted accordingly via the Read DQS Offset Timing mode register settings (MR40 OP[3:0]).




Figure 208 — Example of DDR5 Memory Interconnect




Figure 209 — Read burst example for pin DQx depicting bit 0 and 5 relative to the DQS edge for 0 UI skew




Figure 210 — Read burst example for pin DQx depicting bit 0 and 5 relative to the DQS edge for 2 UI skew with Read DQS Offset Timing set to 1 Clock (2UI)

### 9.11.1 Tx DQ Stressed Eye Parameters

**Table 192 — Tx DQ Stressed Eye Parameters for DDR5-3200 to 4800**

[EH=Eye Height, EW=Eye Width; BER=Bit Error Rate, SES=Stressed Eye Skew]

Parameter	Symbol	DDR5-3200		DDR5-3600		DDR5-4000		DDR5-4400		DDR5-4800		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Eye Height specified at the transmitter with a skew between DQ and DQS of 1UI	TxEH_DQ_SES_1U	TBD	-	TBD	-	TBD	-	TBD	-	TBD	-	mV	1,2,3,4,6,7,8,9,10
Eye Width specified at the transmitter with a skew between DQ and DQS of 1UI	TxEW_DQ_SES_1U	0.72	-	0.72	-	0.72	-	0.72	-	0.72	-	UI	1,2,3,4,6,7,8,9,10
Eye Height specified at the transmitter with a skew between DQ and DQS of 2UI	TxEH_DQ_SES_2U	TBD	-	TBD	-	TBD	-	TBD	-	TBD	-	mV	1,2,3,4,6,7,8,9,10
Eye Width specified at the transmitter with a skew between DQ and DQS of 2UI	TxEW_DQ_SES_2U	0.72	-	0.72	-	0.72	-	0.72	-	0.72	-	UI	1,2,3,4,6,7,8,9,10
Eye Height specified at the transmitter with a skew between DQ and DQS of 3UI	TxEH_DQ_SES_3U	TBD	-	TBD	-	TBD	-	TBD	-	TBD	-	mV	1,2,3,4,6,7,8,9,10
Eye Width specified at the transmitter with a skew between DQ and DQS of 3UI	TxEW_DQ_SES_3U	0.72	-	0.72	-	0.72	-	0.72	-	0.72	-	UI	1,2,3,4,6,7,8,9,10
Eye Height specified at the transmitter with a skew between DQ and DQS of 4UI	TxEH_DQ_SES_4U	TBD	-	TBD	-	TBD	-	TBD	-	TBD	-	mV	1,2,3,4,5,6,7,8,9,10
Eye Width specified at the transmitter with a skew between DQ and DQS of 4UI	TxEW_DQ_SES_4U	TBD	-	TBD	-	TBD	-	TBD	-	TBD	-	UI	1,2,3,4,5,6,7,8,9,10
Eye Height specified at the transmitter with a skew between DQ and DQS of 5UI	TxEH_DQ_SES_5U	TBD	-	TBD	-	TBD	-	TBD	-	TBD	-	mV	1,2,3,4,5,6,7,8,9,10
Eye Width specified at the transmitter with a skew between DQ and DQS of 5UI	TxEW_DQ_SES_5U	TBD	-	TBD	-	TBD	-	TBD	-	TBD	-	UI	1,2,3,4,5,6,7,8,9,10

Note(s):

1. Minimum BER  $E^{-9}$  and Confidence Level of 99.5% per pin
2. Refer to the minimum Bit Error Rate (BER) requirements for DDR5
3. The validation methodology for these parameters will be covered in future ballot(s)
4. Mismatch is defined as DQS to DQ mismatch, in UI increments
5. The number of UI's accumulated will depend on the speed of the link. For higher speeds, higher UI accumulation may be specified. For lower speeds, N=4,5 UI may not be applicable
6. Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature prior to running this test
7. The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQS are MR103-MR110, the Mode Registers for the Per Pin DCA of DQLx are MR(133+8x) and MR(134+8x), where  $0 \leq x \leq 7$ , and the Mode Registers for the Per Pin DCA of DQUy are MR(197+8y) and MR(198+8y), where  $0 \leq y \leq 7$ .
8. Spread Spectrum Clocking (SSC) must be disabled while running this test
9. These parameters are tested using the continuous PRBS8 LFSR training pattern which are sent out on all DQ lanes off the dram device without the need for sending out continuous MRR commands. The MR25 OP[3] is set to "1" to enable this feature.
10. Tested on the CTC2 card only
11. Matched DQS to DQ would require the DQs to be adjusted by 0.5UI to place it in the center of the DQ eye. 1UI mismatch would require the DQS to be adjusted 1.5UI. Generally, for XUI mismatch the DQ must be adjusted XUI + 0.5UI to be placed in the center of the eye.

## 10. Speed Bins

### 10.1 DDR5-4400 Speed Bins and Operations

Speed Bin				Symbol	DDR5-4400AN		DDR5-4400B		DDR5-4400BN		DDR5-4400C		Unit	NOTE
CL-nRCD-nRP					32-32-32		36-36-36		36-36-36		40-39-39			
Parameter					min	max	min	max	min	max	min	Max		
Internal read command to first data				tAA	14.545		16.000		16.363		17.500		ns	
ACT to internal read or write delay time				tRCD	14.545		16.000		16.363		17.500		ns	7
Row Precharge Time				tRP	14.545		16.000		16.363		17.500		ns	7
ACT to PRE command period				tRAS	32.00	5x tREFI1	32.00	5x tREFI1	32.000	5x tREFI1	32.00	5x tREFI1	ns	7
ACT to ACT or REF command period				tRC	46.545		48.000		48.363		49.500		ns	7,8
CAS Write Latency				CWL	CWL=C L-2 (30)		CWL=C L-2 (34)		CWL=C L-2 (34)		CWL=C L-2 (38)		ns	
Speed Bin <sup>5</sup>	tAAmin (ns) <sup>5</sup>	tRCDmin tRPmin (ns) <sup>5</sup>	Read CL Write CWL	Supported Frequency Down Bins										
	20.952	-	CL=22, CWL=20	tCK(AVG)	0.952	1.010	0.952	1.010	0.952	1.010	0.952	1.010	ns	6,9
3200C	17.500	17.500	CL=28, CWL=26	tCK(AVG)	0.625	0.681	0.625	0.681	0.625	0.681	0.625	0.681	ns	
3200BN 3200B	16.250	16.250	CL=26, CWL=24	tCK(AVG)	0.625	0.681	0.625	0.681	RESERVED		RESERVED		ns	
3200AN	15.000	15.000	CL=24, CWL=22	tCK(AVG)	0.625	0.681	RESERVED		RESERVED		RESERVED		ns	
3600C	17.777	17.777	CL=32, CWL=30	tCK(AVG)	0.555	<0.625	0.555	<0.625	0.555	<0.625	0.555	<0.625	ns	
3600BN 3600B	16.666	16.666	CL=30, CWL=28	tCK(AVG)	0.555	<0.625	0.555	<0.625	0.555	<0.625	RESERVED		ns	
3600AN	14.444	14.444	CL=26, CWL=24	tCK(AVG)	RESERVED		RESERVED		RESERVED		RESERVED		ns	
4000C	18.000	17.500	CL=36, CWL=34	tCK(AVG)	0.500	<0.555	0.500	<0.555	0.500	<0.555	0.500	<0.555	ns	
4000BN 4000B	16.000	16.000	CL=32, CWL=30	tCK(AVG)	0.500	<0.555	0.500	<0.555	RESERVED		RESERVED		ns	
4000AN	14.000	14.000	CL=28, CWL=26	tCK(AVG)	RESERVED		RESERVED		RESERVED		RESERVED		ns	
4400C	18.181	17.727	CL=40, CWL=38	tCK(AVG)	0.454	<0.500	0.454	<0.500	0.454	<0.500	0.454	<0.500	ns	
4400BN 4400B	16.363	16.363	CL=36, CWL=34	tCK(AVG)	0.454	<0.500	0.454	<0.500	0.454	<0.500	RESERVED		ns	
4400AN	14.545	14.545	CL=32, CWL=30	tCK(AVG)	0.454	<0.500	RESERVED		RESERVED		RESERVED		ns	
Supported CL					22,24,26,28,30,32,36,40		22,26,28,30,32,36,40		22,28,30,32,36,40		22,28,32,36,40		nC K	

## 10.2 DDR5-4800 Speed Bins and Operations

Speed Bin				Symbol	DDR5-4800AN		DDR5-4800B		DDR5-4800BN		DDR5-4800C		Unit	NOTE
CL-nRCD-nRP					34-34-34		40-39-39		40-40-40		42-42-42			
Parameter					min	max	min	max	min	max	min	Max		
Internal read command to first data				tAA	14.166		16.000		16.666		17.500		ns	
ACT to internal read or write delay time				tRCD	14.166		16.000		16.666		17.500		ns	7
Row Precharge Time				tRP	14.166		16.000		16.666		17.500		ns	7
ACT to PRE command period				tRAS	32.00	5x tREFI1	32.00	5x tREFI1	32.000	5x tREFI1	32.00	5x tREFI1	ns	7
ACT to ACT or REF command period				tRC	46.166		48.000		48.666		49.500		ns	7,8
CAS Write Latency				CWL	CWL=C L-2 (32)		CWL=C L-2 (38)		CWL=C L-2 (38)		CWL=C L-2 (40)		ns	
Speed Bin <sup>5</sup>	tAAmin (ns) <sup>5</sup>	tRCDmin tRPmin (ns) <sup>5</sup>	Read CL Write CWL	Supported Frequency Down Bins										
	20.952	-	CL=22, CWL=20	tCK(AVG)	0.952	1.010	0.952	1.010	0.952	1.010	0.952	1.010	ns	6,9
3200C	17.500	17.500	CL=28, CWL=26	tCK(AVG)	0.625	0.681	0.625	0.681	0.625	0.681	0.625	0.681	ns	
3200BN 3200B	16.250	16.250	CL=26, CWL=24	tCK(AVG)	0.625	0.681	0.625	0.681	RESERVED		RESERVED		ns	
3200AN	15.000	15.000	CL=24, CWL=22	tCK(AVG)	0.625	0.681	RESERVED		RESERVED		RESERVED		ns	
3600C	17.777	17.777	CL=32, CWL=30	tCK(AVG)	0.555	<0.625	0.555	<0.625	0.555	<0.625	0.555	<0.625	ns	
3600BN 3600B	16.666	16.666	CL=30, CWL=28	tCK(AVG)	0.555	<0.625	0.555	<0.625	0.555	<0.625	RESERVED		ns	
3600AN	14.444	14.444	CL=26, CWL=24	tCK(AVG)	0.555	<0.625	RESERVED		RESERVED		RESERVED		ns	
4000C	18.000	17.500	CL=36, CWL=34	tCK(AVG)	0.500	<0.555	0.500	<0.555	0.500	<0.555	0.500	<0.555	ns	
4000BN 4000B	16.000	16.000	CL=32, CWL=30	tCK(AVG)	0.500	<0.555	0.500	<0.555	RESERVED		RESERVED		ns	
4000AN	14.000	14.000	CL=28, CWL=26	tCK(AVG)	RESERVED		RESERVED		RESERVED		RESERVED		ns	
4400C	18.181	17.727	CL=40, CWL=38	tCK(AVG)	0.454	<0.500	0.454	<0.500	0.454	<0.500	0.454	<0.500	ns	
4400BN 4400B	16.363	16.363	CL=36, CWL=34	tCK(AVG)	0.454	<0.500	0.454	<0.500	0.454	<0.500	RESERVED		ns	
4400AN	14.545	14.545	CL=32, CWL=30	tCK(AVG)	0.454	<0.500	RESERVED		RESERVED		RESERVED		ns	
4800C	17.500	17.500	CL=42, CWL=40	tCK(AVG)	0.416	<0.454	0.416	<0.454	0.416	<0.454	0.416	<0.454	ns	
4800BN	16.666	16.666	CL=40, CWL=38	tCK(AVG)	0.416	<0.454	0.416	<0.454	0.416	<0.454	RESERVED		ns	
4800B	16.666	16.250	CL=40, CWL=38	tCK(AVG)	0.416	<0.454	0.416	<0.454	RESERVED		RESERVED		ns	
4800AN	14.166	14.166	CL=34, CWL=32	tCK(AVG)	0.416	<0.454	RESERVED		RESERVED		RESERVED		ns	
Supported CL					22,24,26,28,30,32,34,36,40,42		22,26,28,30,32,36,40,42		22,28,30,32,36,40,42		22,28,32,36,40,42		nCK	

## 10.3 3DS DDR5-4400 Speed Bins and Operations

Speed Bin				Symbol	DDR5-4400AN 3DS		DDR5-4400B 3DS		DDR5-4400BN 3DS		DDR5-4400C 3DS		Unit	NOTE
CL-nRCD-nRP					36-32-32		42-36-36		42-36-36		44-39-39			
Parameter					min	max	min	max	min	max	min	Max		
Internal read command to first data				tAA	16.363		18.750		19.009		20.000		ns	
ACT to internal read or write delay time				tRCD	14.545		16.000		16.336		17.500		ns	7
Row Precharge Time				tRP	14.545		16.000		16.363		17.500		ns	7
ACT to PRE command period				tRAS	32.000	5 x tREFI1	32.000	5 x tREFI1	32.000	5 x tREFI1	32.000	5 x tREFI1	ns	7
ACT to ACT or REF command period				tRC	46.545		48.000		48.336		49.500		ns	7,8
CAS Write Latency				CWL	CWL=C L-2 (34)		CWL=C L-2 (40)		CWL=C L-2 (40)		CWL=C L-2 (42)		ns	
Speed Bin <sup>5</sup>	tAAmin (ns) <sup>5</sup>	tRCDmin tRPmin (ns) <sup>5</sup>	Read CL Write CWL	Supported Frequency Down Bins										
	20.925	-	CL=22, CWL=20	tCK(AVG)	0.952	1.010	0.952	1.010	0.952	1.010	0.952	1.010	ns	6,9
3200C	20.000	17.500	CL=32, CWL=30	tCK(AVG)	0.625	0.681	0.625	0.681	0.625	0.681	0.625	0.681	ns	
3200BN 3200B	18.750	16.250	CL=30, CWL=28	tCK(AVG)	0.625	0.681	0.625	0.681	RESERVED		RESERVED		ns	
3200AN	16.250	15.000	CL=26, CWL=24	tCK(AVG)	RESERVED		RESERVED		RESERVED		RESERVED		ns	
3600C	20.000	17.777	CL=36, CWL=34	tCK(AVG)	0.555	<0.625	0.555	<0.625	0.555	<0.625	0.555	<0.625	ns	
3600BN 3600B	18.888	16.666	CL=34, CWL=32	tCK(AVG)	0.555	<0.625	0.555	<0.625	RESERVED		RESERVED		ns	
3600AN	16.666	14.444	CL=30, CWL=28	tCK(AVG)	RESERVED		RESERVED		RESERVED		RESERVED		ns	
4000C	20.000	17.500	CL=40, CWL=38	tCK(AVG)	0.500	<0.555	0.500	<0.555	0.500	<0.555	0.500	<0.555	ns	
4000BN 4000B	19.000	16.000	CL=38, CWL=36	tCK(AVG)	0.500	<0.555	0.500	<0.555	RESERVED		RESERVED		ns	
4000AN	16.000	14.000	CL=32, CWL=30	tCK(AVG)	RESERVED		RESERVED		RESERVED		RESERVED		ns	
4400C	20.000	17.727	CL=44, CWL=42	tCK(AVG)	0.454	<0.500	0.454	<0.500	0.454	<0.500	0.454	<0.500	ns	
4400BN 4400B	19.009	16.363	CL=42, CWL=40	tCK(AVG)	0.454	<0.500	0.454	<0.500	0.454	<0.500	RESERVED		ns	
4400AN	16.336	14.545	CL=36, CWL=34	tCK(AVG)	0.454	<0.500	RESERVED		RESERVED		RESERVED		ns	
Supported CL					22,30,32,34,36,38,40,42,44		22,30,32,34,36,38,40,42,44		22,32,36,40,42,44		22,32,36,40,44		nC K	

## 10.4 3DS DDR5-4800 Speed Bins and Operations

Speed Bin				Symbol	DDR5-4800AN 3DS		DDR5-4800B 3DS		DDR5-4800BN 3DS		DDR5-4800C 3DS		Unit	NOTE
CL-nRCD-nRP					40-34-34		46-39-39		46-40-40		48-42-42			
Parameter					min	max	min	max	min	max	min	Max		
Internal read command to first data				tAA	16.666		18.750		19.166		20.000		ns	
ACT to internal read or write delay time				tRCD	14.166		16.000		16.666		17.500		ns	7
Row Precharge Time				tRP	14.166		16.000		16.666		17.500		ns	7
ACT to PRE command period				tRAS	32.000	5x tREFI1	32.000	5x tREFI1	32.000	5x tREFI1	32.000	5x tREFI1	ns	7
ACT to ACT or REF command period				tRC	46.166		48.000		48.666		49.500		ns	7,8
CAS Write Latency				CWL	CWL=C L-2 (38)		CWL=C L-2 (44)		CWL=C L-2 (44)		CWL=C L-2 (46)		ns	
Speed Bin <sup>5</sup>	tAAmin (ns) <sup>5</sup>	tRCDmin tRPmin (ns) <sup>5</sup>	Read CL Write CWL	Supported Frequency Down Bins										
	20.952	-	CL=22, CWL=20	tCK(AVG)	0.952	1.010	0.952	1.010	0.952	1.010	0.952	1.010	ns	6,9
3200C	20.000	17.500	CL=32, CWL=30	tCK(AVG)	0.625	0.681	0.625	0.681	0.625	0.681	0.625	0.681	ns	
3200BN 3200B	18.750	16.250	CL=30, CWL=28	tCK(AVG)	0.625	0.681	0.625	0.681	RESERVED		RESERVED		ns	
3200AN	16.250	15.000	CL=26, CWL=24	tCK(AVG)	RESERVED		RESERVED		RESERVED		RESERVED		ns	
3600C	20.000	17.777	CL=36, CWL=34	tCK(AVG)	0.555	<0.625	0.555	<0.625	0.555	<0.625	0.555	<0.625	ns	
3600BN 3600B	18.888	16.666	CL=34, CWL=32	tCK(AVG)	0.555	<0.625	0.555	<0.625	RESERVED		RESERVED		ns	
3600AN	16.666	14.444	CL=30, CWL=28	tCK(AVG)	0.555	<0.625	RESERVED		RESERVED		RESERVED		ns	
4000C	20.000	17.500	CL=40, CWL=38	tCK(AVG)	0.500	<0.555	0.555	<0.555	0.555	<0.555	0.555	<0.555	ns	
4000BN 4000B	19.000	16.000	CL=38, CWL=36	tCK(AVG)	0.500	<0.555	0.500	<0.555	RESERVED		RESERVED		ns	
4000AN	16.000	14.000	CL=32, CWL=30	tCK(AVG)	RESERVED		RESERVED		RESERVED		RESERVED		ns	
4400C	20.000	17.727	CL=44, CWL=42	tCK(AVG)	0.454	<0.555	0.454	<0.555	0.454	<0.555	0.454	<0.555	ns	
4400BN 4400B	19.090	16.363	CL=42, CWL=40	tCK(AVG)	0.454	<0.555	0.454	<0.555	0.454	<0.555	RESERVED		ns	
4400AN	16.363	14.545	CL=36, CWL=34	tCK(AVG)	RESERVED		RESERVED		RESERVED		RESERVED		ns	
4800C	20.000	17.500	CL=48, CWL=46	tCK(AVG)	0.416	<0.454	0.416	<0.454	0.416	<0.454	0.416	<0.454	ns	
4800BN	19.166	16.666	CL=46, CWL=44	tCK(AVG)	0.416	<0.454	0.416	<0.454	0.416	<0.454	RESERVED		ns	
4800B	19.166	16.250	CL=46, CWL=44	tCK(AVG)	0.416	<0.454	0.454	<0.555	RESERVED		RESERVED		ns	
4800AN	16.666	14.166	CL=40, CWL=38	tCK(AVG)	0.416	<0.454	RESERVED		RESERVED		RESERVED		ns	
Supported CL					22,30,32,34,36,38,40,42,44,46,48		22,30,32,34,36,38,40,42,44,46,48		22,32,36,40,44,46,48		22,32,36,40,44,48		nC K	



## 11. IDD, IDDQ, IPP Specification Parameters and Test conditions

### 11.1 IDD, IPP and IDDQ Measurement Conditions


In this chapter, IDD, IPP and IDDQ measurement conditions such as test load and patterns are defined. Figure 211 shows the setup and test load for IDD, IPP and IDDQ measurements.

- IDD currents (such as IDD0, IDDQ0, IPP0, IDD0F, IDDQ0F, IPP0F, IDD2N, IDDQ2N, IPP2N, IDD2NT, IDDQ2NT, IPP2NT, IDD2P, IDDQ2P, IPP2P, IDD3N, IDDQ3N, IPP3N, IDD3P, IDDQ3P, IPP3P, IDD4R, IDDQ4R, IPP4R, IDD4RC, IDD4W, IDDQ4W, IPP4W, IDD4WC, IDD5F, IDDQ5F, IPP5F, IDD5B, IDDQ5B, IPP5B, IDD5C, IDDQ5C, IPP5C, IDD6N, IDDQ6N, IPP6N, IDD6E, IDDQ6E, IPP6E, IDD7, IDDQ7, IPP7, IDD8, IDDQ8, IPP8 and IDD9, IDDQ9, IPP9) are measured as time-averaged currents with all VDD balls of the DDR5 SDRAM under test tied together. Any IDDQ or IPP current is not included in IDD currents.
- IDDQ currents are measured as time-averaged currents with all VDDQ balls of the DDR5 SDRAM under test tied together. Any IDD or IPP current is not included in IDDQ currents.
- IPP currents are measured as time-averaged currents with all VPP balls of the DDR5 SDRAM under test tied together. Any IDD or IDDQ current is not included in IPP currents.

Attention: IDDQ values cannot be directly used to calculate IO power of the DDR5 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in Figure 212.

For IDD, IPP and IDDQ measurements, the following definitions apply:

- “0” and “LOW” is defined as  $V_{IN} \leq V_{ILAC}(\max)$ .
- “1” and “HIGH” is defined as  $V_{IN} \geq V_{IHAC}(\min)$ .
- “MID-LEVEL” is defined as inputs are  $V_{REF} = 0.75 * V_{DDQ}$ .
- Timings used for IDD, IPP and IDDQ Measurement-Loop Patterns are provided in Table 266.
- Basic IDD, IPP and IDDQ Measurement Conditions are described in Table 265.
- Detailed IDD, IPP and IDDQ Measurement-Loop Patterns are described in Table 288 through Table 288.
- IDD Measurements are done after properly initializing and training the DDR5 SDRAM. This includes but is not limited to setting TDQS\_t disabled in MR5; CRC disabled in MR50; DM disabled in MR5; 1N mode enabled and set CS assertion duration (MR2:OP[4]) as  $1_B$  in MR2, unless otherwise specified in the IDD, IDDQ and IPP patterns' conditions definitions;
- Attention: The IDD, IPP and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD, IDDQ or IPP measurement is started, with the exception of IDD9 which can be measured any time after the DRAM has entered MBIST mode.
- $T_{CASE}$  defined as 0 - 95°C, unless stated in the specific condition definition table below.
- For all IDD, IDDQ and IPP measurement loop timing parameters, refer to the timing parameters defined in the spec to calculate the nCK required.



Note(s):

1. DIMM level Output test load condition may be different from above

Figure 211 — Measurement Setup and Test Load for IDD, IPP and IDDQ Measurements




Figure 212 — Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement.

Symbol	Description
IDD0	<b>Operating One Bank Active-Precharge Current</b> External clock: On; tCK, nRC, nRAS, nRP, nRRD: see Table 266 on page 404; BL: 16 <sup>1</sup> ; CS_n: High between ACT and PRE; CA Inputs: partially toggling according to Table 288 on page 411; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,... (see Table 288 on page 411); Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; Pattern Details: see Table 288 on page 411
IDDQ0	<b>Operating One Bank Active-Precharge IDDQ Current</b> Same condition with IDD0, however measuring IDDQ current instead of IDD current
IPP0	<b>Operating One Bank Active-Precharge IPP Current</b> Same condition with IDD0, however measuring IPP current instead of IDD current
IDD0F	<b>Operating Four Bank Active-Precharge Current</b> External clock: On; tCK, nRC, nRAS, nRP, nRRD: see Table 266 on page 404; BL: 16 <sup>1</sup> ; CS_n: High between ACT and PRE; CA Inputs: partially toggling according to Table 279 on page 418; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: Cycling with four bank active at a time: (see Table 279 on page 418); Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; Pattern Details: see Table 279 on page 418
IDDQ0F	<b>Operating Four Bank Active-Precharge IDDQ Current</b> Same condition with IDD0F, however measuring IDDQ current instead of IDD current
IPP0F	<b>Operating Four Bank Active-Precharge IPP Current</b> Same condition with IDD0F, however measuring IPP current instead of IDD current
IDD2N	<b>Precharge Standby Current</b> External clock: On; tCK: see Table 266 on page 404; CS_n: stable at 1; CA Inputs: partially toggling according to Table 280 on page 425; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; Pattern Details: see Table 280 on page 425
IDDQ2N	<b>Precharge Standby IDDQ Current</b> Same condition with IDD2N, however measuring IDDQ current instead of IDD current
IPP2N	<b>Precharge Standby IPP Current</b> Same condition with IDD2N, however measuring IPP current instead of IDD current
IDD2NT	<b>Precharge Standby Non-Target Command Current</b> External clock: On; tCK: see Table 266 on page 404; BL: 16 <sup>1</sup> ; CS_n: High between WRITE commands; CS_n, CA Inputs: partially toggling according to Table 281 on page 426; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; Pattern Details: see Table 281 on page 426
IDDQ2NT (Optional)	<b>Precharge Standby Non-Target Command IDDQ Current</b> Same condition with IDD2NT, however measuring IDDQ current instead of IDD current
IPP2NT (Optional)	<b>Precharge Standby Non-Target Command IPP Current</b> Same condition with IDD2NT, however measuring IPP current instead of IDD current

Symbol	Description
IDD2P	<b>Precharge Power-Down</b> <b>Device in Precharge Power-Down, External clock:</b> On; <b>tCK:</b> see Table 266 on page 404; <b>CS_n:</b> stable at 1 after Power Down Entry command; <b>CA Inputs:</b> stable at 1; CA11=H during the PDE command; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks closed; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ;
IDDQ2P	<b>Precharge Power-Down</b> <b>Same condition with IDD2P,</b> however measuring IDDQ current instead of IDD current
IPP2P	<b>Precharge Power-Down</b> <b>Same condition with IDD2P,</b> however measuring IPP current instead of IDD current
IDD3N	<b>Active Standby Current</b> <b>External clock:</b> On; <b>tCK:</b> see Table 266 on page 404; <b>CS_n:</b> stable at 1; <b>CA Inputs:</b> partially toggling according to Table 280 on page 425; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks open; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>Pattern Details:</b> see Table 280 on page 425
IDDQ3N	<b>Active Standby IDDQ Current</b> <b>Same condition with IDD3N,</b> however measuring IDDQ current instead of IDD current
IPP3N	<b>Active Standby IPP Current</b> <b>Same condition with IDD3N,</b> however measuring IPP current instead of IDD current
IDD3P	<b>Active Power-Down Current</b> <b>Device in Active Power-Down, External clock:</b> On; <b>tCK:</b> see Table 266 on page 404; <b>CS_n:</b> stable at 1 after Power Down Entry command; <b>CA Inputs:</b> stable at 1; CA11=H during the PDE command; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks open; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ;
IDDQ3P	<b>Active Power-Down IDDQ Current</b> <b>Same condition with IDD3P,</b> however measuring IDDQ current instead of IDD current
IPP3P	<b>Active Power-Down IPP Current</b> <b>Same condition with IDD3P,</b> however measuring IPP current instead of IDD current
IDD4R	<b>Operating Burst Read Current</b> <b>External clock:</b> On; <b>tCK, nCCD, CL:</b> see Table 266 on page 404; <b>BL:</b> 16 <sup>1</sup> ; <b>CS_n:</b> High between RD; <b>CA Inputs:</b> partially toggling according to Table 282 on page 427; <b>Data IO:</b> seamless read data burst with different data between one burst and the next one according to Table 282 on page 427; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks open, RD commands cycling through banks: 0,0,1,1,2,2,... (see Table 282 on page 427); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>Pattern Details:</b> see Table 282 on page 427
IDD4RC	<b>Operating Burst Read Current with Read CRC</b> <b>Read CRC enabled<sup>4</sup>. Other conditions:</b> see IDD4R
IDDQ4R	<b>Operating Burst Read IDDQ Current</b> Same definition like for IDD4R, however measuring IDDQ current instead of IDD current
IPP4R	<b>Operating Burst Read IPP Current</b> <b>Same condition with IDD4R,</b> however measuring IPP current instead of IDD current
IDD4W	<b>Operating Burst Write Current</b> <b>External clock:</b> On; <b>tCK, nCCD, CL:</b> see Table 266 on page 404; <b>BL:</b> 16 <sup>1</sup> ; <b>CS_n:</b> High between WR; <b>CA Inputs:</b> partially toggling according to Table 283 on page 432; <b>Data IO:</b> seamless write data burst with different data between one burst and the next one according to Table 283 on page 432; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks open, WR commands cycling through banks: 0,0,1,1,2,2,... (see Table 283 on page 432); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>Pattern Details:</b> see Table 283 on page 432
IDD4WC	<b>Operating Burst Write Current with Write CRC</b> <b>Write CRC enabled<sup>3</sup>, Other conditions:</b> see IDD4W
IDDQ4W	<b>Operating Burst Write IDDQ Current</b> <b>Same condition with IDD4W,</b> however measuring IDDQ current instead of IDD current
IPP4W	<b>Operating Burst Write IPP Current</b> <b>Same condition with IDD4W,</b> however measuring IPP current instead of IDD current
IDD5B	<b>Burst Refresh Current (Normal Refresh Mode)</b> <b>External clock:</b> On; <b>tCK, nRFC1:</b> see Table 266 on page 404; <b>BL:</b> 16 <sup>1</sup> ; <b>CS_n:</b> High between REF; <b>CA Inputs:</b> partially toggling according to Table 285 on page 441; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> REF command every nRFC1 (see Table 285 on page 441); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>Pattern Details:</b> see Table 285 on page 441
IDDQ5B	<b>Burst Refresh IDDQ Current (Normal Refresh Mode)</b> <b>Same condition with IDD5B,</b> however measuring IDDQ current instead of IDD current
IPP5B	<b>Burst Refresh IPP Current (Normal Refresh Mode)</b> <b>Same condition with IDD5B,</b> however measuring IPP current instead of IDD current
IDD5F	<b>Burst Refresh Current (Fine Granularity Refresh Mode)</b> <b>tRFC=tRFC2, Other conditions:</b> see IDD5B

Symbol	Description
IDDQ5F	<b>Burst Refresh IDDQPP Current (Fine Granularity Refresh Mode)</b> Same condition with IDD5F, however measuring IDDQ current instead of IDD current
IPP5F	<b>Burst Refresh IPP Current (Fine Granularity Refresh Mode)</b> Same condition with IDD5F, however measuring IPP current instead of IDD current
IDD5C	<b>Burst Refresh Current (Same Bank Refresh Mode)</b> <b>External clock:</b> On; <b>tCK, nRfCSb:</b> see Table 189 on page 404; <b>BL:</b> 16 <sup>1</sup> ; <b>CS_n:</b> High between REF; <b>CA Inputs:</b> partially toggling according to Table 286 on page 446; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> REF command every nRfCSb (see Table 286 on page 446); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>Pattern Details:</b> see Table 286 on page 446
IDDQ5C	<b>Burst Refresh IDDQPP Current (Same Bank Refresh Mode)</b> Same condition with IDD5C, however measuring IDDQ current instead of IDD current
IPP5C	<b>Burst Refresh IPP Current (Same Bank Refresh Mode)</b> Same condition with IDD5C, however measuring IPP current instead of IDD current
IDD6N	<b>Self Refresh Current: Normal Temperature Range</b> <b>TCASE:</b> 0 - 85°C; <b>External clock:</b> Off; <b>CK_t</b> and <b>CK_c#:</b> HIGH; <b>tCK, nCPDED:</b> see Table 266 on page 404; <b>BL:</b> 16 <sup>1</sup> ; <b>CS_n#:</b> low; <b>CA, Data IO:</b> High; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> Self-Refresh operation; <b>Output Buffer and RTT:</b> All ODT disabled in MR32-MR35;
IDDQ6N	<b>Self Refresh IDDQ Current: Normal Temperature Range</b> Same condition with IDD6N, however measuring IDDQ current instead of IDD current
IPP6N	<b>Self Refresh IPP Current: Normal Temperature Range</b> Same condition with IDD6N, however measuring IPP current instead of IDD current
IDD6E	<b>Self Refresh Current: Extended Temperature Range<sup>1</sup></b> <b>TCASE:</b> 85 - 95°C; <b>Extended<sup>4</sup>:</b> <b>External clock:</b> Off; <b>CK_t</b> and <b>CK_c:</b> HIGH; <b>tCK, nCPDED:</b> see Table 266 on page 404; <b>BL:</b> 16 <sup>1</sup> ; <b>CS_n:</b> low; <b>CA, Data IO:</b> High; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> Self-Refresh operation; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup>
IDDQ6E	<b>Self Refresh IDDQ Current: Extended Temperature Range</b> Same condition with IDD6E, however measuring IDDQ current instead of IDD current
IPP6E	<b>Self Refresh IPP Current: Extended Temperature Range</b> Same condition with IDD6E, however measuring IPP current instead of IDD current
IDD7	<b>Operating Bank Interleave Read Current</b> <b>External clock:</b> On; <b>tCK, nRC, nRAS, nRCD, nRRD_S, nFAW, tCCD_S CL:</b> see Table 266 on page 404; <b>BL:</b> 16 <sup>1</sup> ; <b>CS_n:</b> High between ACT and RDA; <b>CA Inputs:</b> partially toggling according to Table 288 on page 444; <b>Data IO:</b> read data bursts with different data between one burst and the next one according to Table 288 on page 444; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> two times interleaved cycling through banks (0, 1, ...7) with different addressing, see Table 288 on page 444; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>Pattern Details:</b> see Table 288 on page 444
IDDQ7	<b>Operating Bank Interleave Read IDDQ Current</b> Same condition with IDD7, however measuring IDDQ current instead of IDD current
IPP7	<b>Operating Bank Interleave Read IPP Current</b> Same condition with IDD7, however measuring IPP current instead of IDD current
IDD8	<b>Maximum Power Saving Deep Power Down Current</b> <b>External clock:</b> Off; <b>CK_t</b> and <b>CK_c#:</b> HIGH; <b>tCK, nCPDED:</b> see Table 266 on page 404; <b>BL:</b> 16 <sup>1</sup> ; <b>CS_n#:</b> low; <b>CA:</b> High; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> All banks closed and device in MPSM deep power down mode <sup>5</sup> ; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>Patterns Details:</b> same as IDD6N but MPSM is enabled in mode register.
IDDQ8	<b>Maximum Power Saving Deep Power Down IDDQ Current</b> Same condition with IDD8, however measuring IDDQ current instead of IDD current
IPP8	<b>Maximum Power Saving Deep Power Down IPP Current</b> Same condition with IDD8, however measuring IPP current instead of IDD current
IDD9 (Optional)	<b>MBIST Current</b> <b>Device in MBIST mode, External clock:</b> On; <b>CS_n:</b> Stable at 1 after MBIST entry; <b>CA Inputs:</b> stable at 1; <b>Data IO:</b> VDDQ; <b>Bank Activity:</b> MBIST operation; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ;
IDDQ9 (Optional)	<b>MBIST IDDQ Current</b> Same condition with IDD9, however measuring IDDQ current instead of IDD current
IPP9 (Optional)	<b>MBIST IPP Current</b> Same condition with IDD9, however measuring IPP current instead of IDD current

Note(s):

1. Burst Length: BL16 fixed by MR0 OP[1:0]=00.

2. Output Buffer Enable

- set MR5 OP[0] = 0] : Qoff = Output buffer enabled

- set MR5 OP[2:1] = 00]: Pull-Up Output Driver Impedance Control = RZQ/7

- set MR5 OP[7:6] = 00]: Pull-Down Output Driver Impedance Control = RZQ/7

RTT\_Nom enable

- set MR35 OP[5:0] = 110110: RTT\_NOM\_WR = RTT\_NOM\_RD = RZQ/6

RTT\_WR enable

- set MR34 OP[5:3] = 010 RTT\_WR = RZQ/2

CA/CS/CK ODT, DQS\_RTT\_PART, and RTT\_PARK disable

- set MR32 OP[5:0] = 000000

- set/MR33 OP[5:0] = 000000

- set MR34 OP[2:0] = 000

3. WRITE CRC enabled

- set MR50 OP[2:1] = 11

4. Read CRC enabled

- set MR50:OP[0]=1

5. MPSM Deep Power Down Mode

- set MR2:OP[3]=1 if PDA Enumerate ID not equal to 15

- set MR2:OP[5]=1 if PDA Enumerate ID equal to 15

## 11.2 IDD0, IDDQ0, IPP0 Pattern

Executes Active and PreCharge commands with tightest timing possible while exercising all Bank and Bank Group addresses. Note 2 applies to the entire table.

**Table 193 — IDD0, IDDQ0, IPP0**

Sub-Loop	Sequence	Command	CS_n	C/A [13:0]	Row Address [17:0]	BA [1:0]	BG [2:0]	CID [2:0]	Special Instructions
0	0	ACT	L H	-	0x00000	0x0	0x00	0x0	
	1	DES	H	Toggling1					Repeat sequence to satisfy tRAS(min), truncate if required
	2	PREpb	L	-		0x0	0x00	0x0	
	3	DES	H	Toggling1					Repeat sequence to satisfy tRP(min), truncate if required
	4	ACT	L H	-	0x03FFF	0x0	0x00	0x0	
	5	DES	H	Toggling1					Repeat sequence to satisfy tRAS(min), truncate if required
	6	PREpb	L	-		0x0	0x00	0x0	
	7	DES	H	Toggling1					Repeat sequence to satisfy tRP(min), truncate if required
1	8-15	Repeat sub-loop 0, use BG[2:0]=0x1 instead							
2	16-23	Repeat sub-loop 0, use BG[2:0]=0x2 instead							
3	24-31	Repeat sub-loop 0, use BG[2:0]=0x3 instead							
4	32-39	Repeat sub-loop 0, use BG[2:0]=0x4 instead							skip for x16
5	40-47	Repeat sub-loop 0, use BG[2:0]=0x5 instead							skip for x16
6	48-55	Repeat sub-loop 0, use BG[2:0]=0x6 instead							skip for x16
7	56-63	Repeat sub-loop 0, use BG[2:0]=0x7 instead							skip for x16
8-15	64-127	Repeat sub loops 0-7, use BA[1:0]=0x1 instead							
16-23	128-191	Repeat sub loops 0-7, use BA[1:0]=0x2 instead							
24-31	192-255	Repeat sub loops 0-7, use BA[1:0]=0x3 instead							
...	...	Repeat sub loops 0-31 for each 3DS logical rank, if applicable							CID[2:0]=0x1-0x7

Note(s):

1. Utilize DESELECTs between commands while toggling all C/A bits per the 4-cycle sequence defined in the IDD2N, IDD3N pattern.
2. For 3DS, all banks of all "non-target" logical ranks are Idd2N condition.

### 11.3 IDD0F, IDDQ0F, IPP0F Pattern

Executes a rolling four bank group Active and PreCharge commands per tRC time while exercising all Bank, Bank, Group and CID addresses. Note 2 applies to the entire table.

**Table 194 — IDD0F, IDDQ0F, IPP0F**

Sub-Loop	Sequence	Command	CS	C/A [13:0]	Row Address [17:0]	BA [1:0]	BG [2:0]	CID [2:0]	Special Instructions
0	0	ACT	L H		0x00000	0x0	0x00	0x0	
	1	DES	H	Toggling1					Repeat to satisfy tRRD(min) (6 DES to meet 8nCK)
	2	ACT	L H		0x00000	0x0	0x01	0x0	
	3	DES	H	Toggling1					Repeat to satisfy tRRD(min) (6 DES to meet 8nCK)
	4	ACT	L H		0x00000	0x0	0x02	0x0	
	5	DES	H	Toggling1					Repeat to satisfy tRRD(min) (6 DES to meet 8nCK)
	6	ACT	L H		0x00000	0x0	0x03	0x0	
	7	DES	H	Toggling1					Repeat to satisfy tRAS(min) from Sequence 0
	8	PREpb	L			0x0	0x00	0x0	
	9	DES	H	Toggling1					Repeat for tRRD(min) (7 DES to meet 8nCK) This allows for next PRE to meet tRAS(min)
	10	PREpb	L			0x0	0x01	0x0	
	11	DES	H	Toggling1					Repeat for tRRD(min) (7 DES to meet 8nCK) This allows for next PRE to meet tRAS(min)
	12	PREpb	L			0x0	0x02	0x0	
	13	DES	H	Toggling1					Repeat for tRRD(min) (7 DES to meet 8nCK) This allows for next PRE to meet tRAS(min)
	14	PREpb	L			0x0	0x03	0x0	
	15	DES	H	Toggling1					Repeat for tRRD(min) (7 DES to meet 8nCK) This allows for next PRE to meet tRAS(min)
16	DES	H	Toggling1					Repeat for tRC(min) from Sequence 0 first ACTIVATE. This will be zero DESELECTS for speed 4000Mbps and slower.	
1	17-33	Repeat sub-loop 0, use Row Address = 0x03FFF for the ACT instead							
2-3	34-67	Repeat sub-loop 0-1, use BG[2:0]=0x4,0x5,0x6,0x7 instead of 0x0,0x1,0x2,0x3							skip for x16
4-7	68-101	Repeat sub-loops 0-3, use BA[1:0]=0x1 instead							
8-11	102-135	Repeat sub-loops 0-3, use BA[1:0]=0x2 instead							
12-15	136-169	Repeat sub-loops 0-3, use BA[1:0]=0x3 instead							
...	...	Repeat sub loops 0-15 for each 3DS logical rank, if applicable							CID[2:0]=0x1-0x7

Note(s):

- Utilize DESELECTs between commands while toggling C/A bits per the 4-cycle sequence defined in the IDD2N, IDD3N pattern.
- For 3DS, all banks of all "non-target" logical ranks are Idd2N condition.

## 11.4 IDD2N, IDD3N Pattern

Executes DESELECT commands while exercising all command/address pins in a predefined pattern. All notes apply to entire table.

**Table 195 — IDD2N, IDDQ2N, IPP2N, IDD3N, IDDQ3N, IPP3N**

Sequence	Command	CS	C/A [13:0]
0	DES	H	0x0000
1	DES	H	0x3FFF
2	DES	H	0x3FFF
3	DES	H	0x3FFF

Note(s):

1. Data is pulled to VDDQ
2. DQS<sub>t</sub> and DQS<sub>c</sub> are pulled to VDDQ
3. Command / Address ODT is disabled
4. Repeat sequence 0 through 3.
5. All banks of all logical ranks mimic the same test condition.

## 11.5 IDD2NT, IDDQ2NT, IPP2NT Pattern

Executes Non-Target WRITE commands simulating Rank to Rank timing while exercising all C/A bits. Notes 3-6 apply to entire table.

**Table 196 — IDD2NT, IDDQ2NT, IPP2NT**

Sequence	Command	CS <sub>n</sub>	C/A [13:0]	Special Instructions
0	WRITE1	L	0x002D	All valid C/A inputs to VSS
		L	0x0000	
1	DES	H	Toggling2	Repeat sequence to meet 1*tCCD <sub>S</sub> (min), truncate if required
2	WRITE1	L	0x3FED	All valid C/A inputs to VDDQ
		L	0x3FFF	
3	DES	H	Toggling2	Repeat sequence to meet 1*tCCD(min), truncate if required

Note(s):

1. WRITE with CS<sub>n</sub>=L on both cycles indicated a non-target WRITE.
2. Utilize DESELECTs between commands while toggling C/A bits per the 4-cycle sequence defined in the IDD2N, IDD3N pattern.
3. Time between Non-Target WRITES reflect tCCD<sub>S</sub> (min) for ~~two~~ one ranks.
4. DQ signals are VDDQ.
5. DQS<sub>t</sub>, DQS<sub>c</sub> are VDDQ.
6. Repeat 0 through 3.

## 11.6 IDD4R, IDDQ4R, IPP4R Pattern

Executes READ commands with tightest timing possible while exercising all Bank, Bank Group and CID addresses. Notes 2-9 apply to entire table

**Table 197 — IDD4R, IDDQ4R, IPP4R**

Sub-Loop	Sequence	Command	CS_n	C/A [13:0]	Column Address [10:0]	BA [1:0]	BG [2:0]	CID [3:0]	Data Burst (BL=16)	Special Instructions
0	0	READ	L H	-	0x000	0x00	0x0	0x0	Pattern A	All "Valid" inputs = VDDQ
	1	DES	H	Toggling1	-					Repeat sequence to satisfy tCCD_S(min), truncate if required
1	2	READ	L H	-	0x3F0	0x00	0x1	0x0	Pattern B	All "Valid" inputs = VDDQ
	3	DES	H	Toggling1	-					Repeat sequence to satisfy tCCD_S(min), truncate if required
2	4-5	Repeat sub-loop 0, use BG[2:0]=0x2 instead								
3	6-7	Repeat sub-loop 1, use BG[2:0]=0x3 instead								
4	8-9	Repeat sub-loop 0, use BG[2:0]=0x4 instead								
5	10-11	Repeat sub-loop 1, use BG[2:0]=0x5 instead								
6	12-13	Repeat sub-loop 0, use BG[2:0]=0x6 instead								
7	14-15	Repeat sub-loop 1, use BG[2:0]=0x7 instead								
8	16	READ	L H	-	0x3F0	0x00	0x0	0x0	Pattern B	All "Valid" inputs = VDDQ
	17	DES	H	Toggling1						Repeat sequence to satisfy tCCD_S(min), truncate if required
9	18	READ	L H	-	0x000	0x00	0x1	0x0	Pattern A	All "Valid" inputs = VDDQ
	19	DES	H	Toggling1						Repeat sequence to satisfy tCCD_S(min), truncate if required
10	20-21	Repeat sub-loop 8, use BG[2:0]=0x2 instead								
11	22-23	Repeat sub-loop 9, use BG[2:0]=0x3 instead								
12	24-25	Repeat sub-loop 8, use BG[2:0]=0x4 instead								
13	26-27	Repeat sub-loop 9, use BG[2:0]=0x5 instead								
14	28-29	Repeat sub-loop 8, use BG[2:0]=0x6 instead								
15	30-31	Repeat sub-loop 9, use BG[2:0]=0x7 instead								
16-31	32-33	Repeat sub-loops 0-15, use BA[1:0]=0x1 instead								
32-47	34-35	Repeat sub-loops 0-15, use BA[1:0]=0x2 instead								
48-63	36-37	Repeat sub-loops 0-15, use BA[1:0]=0x3 instead								
...	...	Repeat sub-loops 0-63 for each 3DS logical rank, if applicable								
										CID[2:0]=0x1-0x7

Note(s):

- Utilize DESELECTs between commands while toggling all C/A bits per the 4-cycle sequence defined in the IDD2N, IDD3N pattern.
- READs performed with Auto Precharge = H, Burst Chop = H.
- Row address is set to 0x0000
- Data reflects burst length of 16.
- Data Pattern A for x4: 0x0, 0xF, 0xF, 0x0, 0x0, 0xF, 0x0, 0xF, 0xF, 0x0, 0x0, 0xF, 0x0, 0xF, 0x0, 0xF.
- Data Pattern B for x4: 0xF, 0x0, 0x0, 0xF, 0x0F, 0x0, 0xF, 0xF0, 0xF0, 0xF, 0x0F, 0x0, 0xF, 0x0, 0xF, 0x0.
- Data Pattern for x8 each beat will reflect two like nibbles (Data Pattern A = 0x00, 0xFF, 0xFF...).
- Data Pattern for x16 each beat will reflect two like bytes (Data Pattern A = 0x0000, 0xFFFF, 0xFFFF...).
- Where C/A column is not populated, refer to command truth table, column address, BA, BG, and CID for the C/A state

## 11.7 IDD4W, IDDQ4W, IPP4W Pattern

Executes WRITE commands with tightest timing possible while exercising all Bank, Bank Group and C/A CID addresses. Notes 2-6 apply to entire table.

**Table 198 — IDD4W, IDDQ4W, IPP4W**

Sub-Loop	Sequence	Command	CS_n	C/A [13:0]	Column Address [10:0]	BA [1:0]	BG [2:0]	CID [3:0]	Data Burst (BL=16)	Special Instructions
0	0	WRITE	L H	-	0x000	0x00	0x0	0x0	Pattern A	All "Valid" inputs = VDDQ
	1	DES	H	Toggling1	-					Repeat sequence to satisfy tCCD_S(min), truncate if required
1	2	WRITE	L H	-	0x3F0	0x00	0x1	0x0	Pattern B	All "Valid" inputs = VDDQ
	3	DES	H	Toggling1	-					Repeat sequence to satisfy tCCD_S(min), truncate if required
2	4-5	Repeat sub-loop 0, use BG[2:0]=0x2 instead								
3	6-7	Repeat sub-loop 1, use BG[2:0]=0x3 instead								
4	8-9	Repeat sub-loop 0, use BG[2:0]=0x4 instead								
5	10-11	Repeat sub-loop 1, use BG[2:0]=0x5 instead								
6	12-13	Repeat sub-loop 0, use BG[2:0]=0x6 instead								
7	14-15	Repeat sub-loop 1, use BG[2:0]=0x7 instead								
8	16	WRITE	L H	-	0x3F0	0x00	0x0	0x0	Pattern B	All "Valid" inputs = VDDQ
	17	DES	H	Toggling1						Repeat sequence to satisfy tCCD_S(min), truncate if required
9	18	WRITE	L H	-	0x000	0x00	0x1	0x0	Pattern A	All "Valid" inputs = VDDQ
	19	DES	H	Toggling1						Repeat sequence to satisfy tCCD_S(min), truncate if required
10	20-21	Repeat sub-loop 8, use BG[2:0]=0x2 instead								
11	22-23	Repeat sub-loop 9, use BG[2:0]=0x3 instead								
12	24-25	Repeat sub-loop 8, use BG[2:0]=0x4 instead								
13	26-27	Repeat sub-loop 9, use BG[2:0]=0x5 instead								
14	28-29	Repeat sub-loop 8, use BG[2:0]=0x6 instead								
15	30-31	Repeat sub-loop 9, use BG[2:0]=0x7 instead								
16-31	32-33	Repeat sub-loops 0-15, use BA[1:0]=0x1 instead								
32-47	34-35	Repeat sub-loops 0-15, use BA[1:0]=0x2 instead								
48-63	36-37	Repeat sub-loops 0-15, use BA[1:0]=0x3 instead								
...	...	Repeat sub-loops 0-63 for each 3DS logical rank, if applicable								
									CID[2:0]=0x1-0x7	

Note(s):

- Utilize DESELECTs between commands as specified per the 4-cycle sequence defined in the IDD2N, IDD3N pattern.
- WRITEs performed with Auto Precharge = H, Burst Chop = H.
- Row address is set to 0x0000.
- Data reflects burst length of 16.
- Refer to IDD4R measurement loop table for data pattern definition.
- Where C/A column is not populated, refer to command truth table, column address, BA, BG, and CID for the C/A state.

## 11.8 IDD5B, IDDQ5B, IPP5B, IDD5F, IDDQ5F, IPP5F Pattern

Executes Refresh (all Banks) command at minimum tRFC. Notes 3-6 apply to entire table.

**Table 199 — IDD5B, IDD5B, IDDQ5B, IPP5B, IDD5F, IDDQ5F, IPP5F**

Sequence	Command	CS	C/A [13:0]	CA[9:8]	CID [2:0]	Special Instructions
0	REFab	L	-	H	0x0	All "valid" inputs = VDDQ
1	DES	H	Toggling1	-	-	Repeat sequence to satisfy tRFC(min)2, truncate if required
2	REFab	L	-	H	0x0	All "valid" inputs = VDDQ
3	DES	H	Toggling1	-	-	Repeat sequence to satisfy tRFC(min)2, truncate if required
...	Repeat sequence 0-3 for each 3DS logical rank, if applicable					CID[2:0]=0x1-0x7

Note(s):

1. Utilize DESELECTs between commands per the 4-cycle sequence defined in the IDD2N, IDD3N pattern.
2. For IDD5B, use tRFC1(min). For IDD5F, use tRFC2(min).
3. DQ signals are VDDQ.
4. All banks of all "non-target" logical ranks are Idd2N condition.
5. Where C/A[13:0] column is not populated, refer to command truth table, CA[9:8], and CID columns for the C/A state.
6. Must set CA8=H on REFab commands to indicate 1X refresh rate on devices that support RIR.

## 11.9 IDD5C, IDDQ5C and IPP5C Patterns

Executes Refresh (Same Bank) command at minimum tRFCsb. Notes 2-5 apply to entire table.

**Table 200 — IDD5C, IDDQ5C, IPP5C**

Sequence	Command	CS	C/A [13:0]	CA[9:8]	BA [1:0]	CID [2:0]	Special Instructions
0	REFsb	L	-	H	0x0	0x0	
1	DES	H	Toggling1	-			Repeat sequence to satisfy tRFCsb(min), truncate if required
2	REFsb	L	-	H	0x1	0x0	
3	DES	H	Toggling1	-			Repeat sequence to satisfy tRFCsb(min), truncate if required
4	REFsb	L	-	H	0x2	0x0	
5	DES	H	Toggling1	-			Repeat sequence to satisfy tRFCsb(min), truncate if required
6	REFsb	L	-	H	0x3	0x0	
7	DES	H	Toggling1	-			Repeat sequence to satisfy tRFCsb(min), truncate if required
...	Repeat sequence 0-7 for each 3DS logical rank, if applicable						CID[2:0]=0x1-0x7

Note(s):

1. Utilize DESELECTs between commands per the 4-cycle sequence defined in the IDD2N, IDD3N pattern.
2. DQ signals are VDDQ.
3. All banks of all "non-target" logical ranks are Idd2N condition.
4. Where C/A[13:0] column is not populated, refer to command truth table, CA[9:8], and CID columns for the C/A state.
5. All banks of all "non-target" logical ranks are Idd2N condition.

## 11.10 IDD6N, IDDQ6N, IPP6N, IDD6E, IDDQ6E, IPP6E Pattern

All notes apply to entire table.

**Table 201 — IDD6N, IDDQ6N, IPP6N, IDD6E, IDDQ6E, IPP6E**

Sequence	Command	Clock	CS	C/A [13:0]	Special Instructions
0	SRE	Valid	L	0x3BF7	Clocks must be valid tCKLCS(min) time
1	DES	Valid	H	0x3FFF	Repeat sequence to satisfy tCPDED(min), truncate if required
2	All C/A=H	Valid	L	0x3FFF	
3	All C/A = H	CK_t = CK_c = H	L	0x3FFF	Repeat sequence indefinitely

Note(s):

1. Data is pulled to VDDQ
2. DQS\_t and DQS\_c are pulled to VDDQ
3. For 3DS, all banks of all logical ranks mimic the same test condition.

## 11.11 IDD7, IDDQ7 and IPP7 Patterns

Executes ACTVATE, READ/A commands with tightest timing possible while exercising all Bank, Bank Group and CID addresses. Notes 2-6 apply to entire table.

**Table 202 — IDD7, IDD7Q, IPP7**

Sub-Loop	Sequence	Command	CS	C/A [13:0]	Row Address [17:0]	Column Address [10:0]	BA [1:0]	BG [2:0]	CID [2:0]	Data Burst (BL=16)	Special Instructions
0	0	ACT	L H	-	0x00000	-	0x0	0x0	0x0	-	
	1	DES	H	Toggling1							Repeat sequence to satisfy tRRD_S(min)
1	2	ACT	L H	-	0x03FFF	-	0x0	0x1	0x0	-	
	3	DES	H	Toggling1							Repeat sequence to satisfy tRRD_S(min)
2	4-5	Repeat sub-loop 0, use BG[2:0]=0x2 instead									
3	6-7	Repeat sub-loop 1, use BG[2:0]=0x3 instead									
4	8-9	Repeat sub-loop 0, use BG[2:0]=0x4 instead									
5	10-11	Repeat sub-loop 1, use BG[2:0]=0x5 instead									
6	12-13	Repeat sub-loop 0, use BG[2:0]=0x6 instead									
7	14-15	Repeat sub-loop 1, use BG[2:0]=0x7 instead									
8	16	RDA	L H	-	-	0x3F0	0x0	0x0	0x0	Pattern A	
	17	ACT	L H	-	0x00000	-	0x1	0x0	0x0	-	
	18	DES	H	Toggling1							Repeat sequence to satisfy tCCD_S(min)
9	19	RDA	L H	-	-	0x000	0x0	0x1	0x0	Pattern B	
	20	ACT	L H	-	0x03FFF	-	0x1	0x1	0x0	-	
	21	DES	H	Toggling1							Repeat sequence to satisfy tCCD_S(min)
10	22-24	Repeat sub-loop 8, use BG[2:0]=0x2 instead									
11	25-27	Repeat sub-loop 9, use BG[2:0]=0x3 instead									
12	28-30	Repeat sub-loop 8, use BG[2:0]=0x4 instead									
13	31-33	Repeat sub-loop 9, use BG[2:0]=0x5 instead									
14	34-36	Repeat sub-loop 8, use BG[2:0]=0x6 instead									
15	37-39	Repeat sub-loop 9, use BG[2:0]=0x7 instead									
16-23	40-64	Repeat sub-loops 8-15, use BA[1:0]=0x1 for the RDA and BA[1:0]=0x2 for the ACT									
24-31	65-89	Repeat sub-loops 8-15, use BA[1:0]=0x2 for the RDA and BA[1:0]=0x3 for the ACT									
32-39	90-114	Repeat sub-loops 8-15, use BA[1:0]=0x3 for the RDA and BA[1:0]=0x0 for the ACT									
...	...	Repeat sub-loops 0-18 for each 3DS logical rank, if applicable									
											CID[2:0]=0x1-0x7

Note(s):

- Utilize DESELECTs between commands per the 4-cycle sequence defined in the IDD2N, IDD3N pattern.
- READs performed with Auto Precharge = L, Burst Chop = H.
- x8 or x16 may have different Bank or Bank Group Address.
- Data reflects burst length of 16.
- Refer to IDD4R measurement loop table for data pattern definition
- For 3DS, all banks of all "non-target" logical ranks are Idd2N condition

## 12. Input/Output Capacitance

Table 203 — Silicon pad I/O Capacitance DDR5-3200 to DDR5-6400

Symbol	Parameter	DDR5-3200/ 3600/4000		DDR5-4400/ 4800		DDR5-5200/5600/ 6000/6400		Unit	NOTE
		min	max	min	max	min	max		
$C_{IO}$	Input/output capacitance (DQ, DM_n, DQS_t, DQS_c, TDQS_t, TDQS_c)	0.45	0.9	0.45	0.9	TBD	TBD	pF	1,2
$C_{DIO}$	Input/output capacitance delta (DQ, DM_c)	-0.1	0.1	-0.1	0.1	TBD	TBD	pF	1,2,8
$C_{DDQS}$	Input/output capacitance delta (DQS_t and DQS_c)		0.04		0.04	TBD	TBD	pF	1,2,4
$C_{CK}$	Input capacitance (CK_t and CK_c)	0.2	0.7	0.2	0.6	TBD	TBD	pF	1,2
$C_{DCK}$	Input capacitance delta (CK_t and CK_c)		0.05		0.05	TBD	TBD	pF	1,2,3
$C_I$	Input capacitance (CS_n & CA[13:0] pins only)	0.2	0.7	0.2	0.6	TBD	TBD	pF	1,2,5
$C_{DI\_CS\_n}$	Input capacitance delta (CS_n pin only)	-0.1	0.1	-0.1	0.1	TBD	TBD	pF	1,2,6
$C_{DI\_CA}$	Input capacitance delta (CA[13:0] pins only)	-0.1	0.1	-0.1	0.1	TBD	TBD	pF	1,2,7
$C_{ALERT}$	Input/output capacitance of ALERT	0.4	1.5	0.4	1.5	TBD	TBD	pF	1,2
$C_{Loopback}$	Input/output capacitance of Loopback (LBDQ, LBDQS)	0.3	1.0	0.3	1.0	TBD	TBD	pF	1,2
CTEN	Input capacitance of TEN	0.2	2.3	0.2	2.3	TBD	TBD	pF	1,2,9
$C_{ZQ}$	Input capacitance of ZQ	-	5	-	5	TBD	TBD	pF	1,2,11
$C_{STRAP}$	Input capacitance of MIR, CAI, CA_ODT pins	-	10	-	10	TBD	TBD	pF	1,2,10

Note(s):

1. This parameter is not subject to production test. This parameter is measured by using vendor specific measurement methodology.
2. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here
3. Absolute value  $C_{IO}(CK_t)-C_{IO}(CK_c)$
4. Absolute value of  $C_{IO}(DQS_t)-C_{IO}(DQS_c)$
5.  $C_I$  applies to CS\_n and CA[13:0]
6.  $C_{DI\_CS\_n} = C_I(CS_n) - 0.5 * (C_I(CK_t) + C_I(CK_c))$
7.  $C_{DI\_CA} = C_I(CA[13:0]) - 0.5 * (C_I(CK_t) + C_I(CK_c))$
8.  $C_{DIO} = C_{IO}(DQ, DM) - Avg(C_{IO}(DQ, DM))$
9. TEN pin may be DRAM internally pulled low through a weak pull-down resistor to VSS. In this case CTEN might not be valid and system shall verify TEN signal with Vendor specific information.
10. MIR, CAI, and CA\_ODT are strap pins used to configure module or point to point use cases depending on power, signal integrity, and termination requirements. No active AC signaling requirements defined for these pins.
11. Maximum external load capacitance on ZQ pin: 25pF. The ZQ functionality / accuracy with the max capacitive load is characterized.

**Table 204 — DRAM package electrical specifications (X4/X8)**

Parameter	Symbol	DDR5-3200 to DDR5-4800		DDR5-5200 to DDR5-6400		Unit	NOTE
		min	max	min	max		
Input/output Zpkg	Z <sub>pkg_DQ</sub>	45	75	TBD	TBD	Ω	1,2,4,5,10
Input/output Pkg Delay	T <sub>pkg_delay_DQ</sub>	10	35	TBD	TBD	ps	1,3,4,5,10
DQS <sub>t</sub> , DQS <sub>c</sub> Zpkg	Z <sub>pkg_DQS</sub>	45	75	TBD	TBD	Ω	1,2,5,10,12
DQS <sub>t</sub> , DQS <sub>c</sub> Pkg Delay	T <sub>pkg_delay_DQS</sub>	10	35	TBD	TBD	ps	1,3,5,10,12
Delta Zpkg DQS <sub>t</sub> , DQS <sub>c</sub>	DZ <sub>pkg_DQS</sub>	-	5	TBD	TBD	Ω	1,2,5,7,10
Delta Delay DQS <sub>t</sub> , DQS <sub>c</sub>	DT <sub>pkg_delay_DQS</sub>	-	2	TBD	TBD	ps	1,3,5,7,10
Input- CTRL pins Zpkg	Z <sub>pkg_CTRL</sub>	45	75	TBD	TBD	Ω	1,2,5,9,10
Input- CTRL pins Pkg Delay	T <sub>pkg_delay_CTRL</sub>	10	35	TBD	TBD	ps	1,3,5,9,10
Input- CMD ADD pins Zpkg	Z <sub>pkg_CA</sub>	45	75	TBD	TBD	Ω	1,2,5,8,10
Input- CMD ADD pins Pkg Delay	T <sub>pkg_delay_CA</sub>	10	35	TBD	TBD	ps	1,3,5,8,10
CK <sub>t</sub> & CK <sub>c</sub> Zpkg	Z <sub>pkg_CK</sub>	45	75	TBD	TBD	Ω	1,2,5,10
CK <sub>t</sub> & CK <sub>c</sub> Pkg Delay	T <sub>pkg_delay_CK</sub>	10	30	TBD	TBD	ps	1,3,5,10
Delta Zpkg CK <sub>t</sub> & CK <sub>c</sub>	DZ <sub>pkg_delay_CK</sub>	-	5	TBD	TBD	Ω	1,2,5,6,10
Delta Delay CK <sub>t</sub> & CK <sub>c</sub>	DT <sub>pkg_delay_CK</sub>	-	2	TBD	TBD	ps	1,3,5,6,10
ALERT Zpkg	Z <sub>pkg_ALERT</sub>	45	75	TBD	TBD	Ω	1,2,5,10
ALERT Delay	T <sub>pkg_delay_ALERT</sub>	10	60	TBD	TBD	ps	1,3,5,10
Loopback Zpkg	Z <sub>pkg_Loopback</sub>	45	75	TBD	TBD	Ω	1,2,5,10,11
Loopback Delay	T <sub>pkg_delay_Loopback</sub>	10	60	TBD	TBD	ps	1,3,5,10,11

**Note(s):**

1. This parameter is not subject to production test.
2. This parameter is measured by using vendor specific measurement methodology to calculate the average Z<sub>pkg\_xx</sub> over the interval T<sub>pkg\_delay\_xx</sub>
3. This parameter is measured by using vendor specific measurement methodology.
4. Z<sub>pkg\_DQ</sub> & T<sub>pkg\_delay\_DQ</sub> applies to DQ, DM
5. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here
6. Absolute value of Z<sub>pkg\_CK\_t</sub> - Z<sub>pkg\_CK\_c</sub> for impedance(Z) or absolute value of T<sub>pkg\_delay\_CK\_t</sub> - T<sub>pkg\_delay\_CK\_c</sub> for delay (T<sub>pkg\_delay</sub>).
7. Absolute value of Z<sub>pkg(DQS\_t)</sub> - Z<sub>pkg(DQS\_c)</sub> for impedance(Z) or absolute value of T<sub>pkg\_delay\_DQS\_t</sub> - T<sub>pkg\_delay\_DQS\_c</sub> for delay (T<sub>pkg\_delay</sub>)
8. Z<sub>pkg\_CA</sub> & T<sub>pkg\_delay\_CA</sub> applies to CA[13:0]
9. Z<sub>pkg\_CTRL</sub> & T<sub>pkg\_delay\_CTRL</sub> applies to CS<sub>n</sub>
10. Package implementations shall meet spec if the designed Z<sub>pkg</sub> and T<sub>pkg\_delay</sub> fall within the ranges shown.
11. Z<sub>pkg\_Loopback</sub> & T<sub>pkg\_delay\_Loopback</sub> applies to LBDQ and LBDQS.
12. Z<sub>pkg\_DQS</sub> & T<sub>pkg\_delay\_DQS</sub> applies to DQS<sub>t</sub> & DQS<sub>c</sub>, TDQS<sub>t</sub> & TDQS<sub>c</sub>.

**Table 205 — DRAM package electrical specifications (X16)**

Parameter	Symbol	DDR5-3200 to DDR5-4800		DDR5-5200 to DDR5-6400		Unit	NOTE
		min	max	min	max		
Input/output Zpkg	$Z_{pkg\_DQ}$	45	75	TBD	TBD	$\Omega$	1,2,4,5,10
Input/output Pkg Delay	$T_{pkg\_delay\_DQ}$	10	40	TBD	TBD	ps	1,3,4,5,10
DQS_t, DQS_c Zpkg	$Z_{pkg\_DQS}$	45	75	TBD	TBD	$\Omega$	1,2,5,10,12
DQS_t, DQS_c Pkg Delay	$T_{pkg\_delay\_DQS}$	10	40	TBD	TBD	ps	1,3,5,10,12
Delta Zpkg DQS_t, DQS_c	$DZ_{pkg\_DQS}$	-	5	TBD	TBD	$\Omega$	1,2,5,7,10
Delta Delay DQS_t, DQS_c	$DT_{pkg\_delay\_DQS}$	-	2	TBD	TBD	ps	1,3,5,7,10
Input- CTRL pins Zpkg	$Z_{pkg\_CTRL}$	45	75	TBD	TBD	$\Omega$	1,2,5,9,10
Input- CTRL pins Pkg Delay	$T_{pkg\_delay\_CTRL}$	10	40	TBD	TBD	ps	1,3,5,9,10
Input- CMD ADD pins Zpkg	$Z_{pkg\_CA}$	45	75	TBD	TBD	$\Omega$	1,2,5,8,10
Input- CMD ADD pins Pkg Delay	$T_{pkg\_delay\_CA}$	10	45	TBD	TBD	ps	1,3,5,8,10
CK_t & CK_c Zpkg	$Z_{pkg\_CK}$	45	75	TBD	TBD	$\Omega$	1,2,5,10
CK_t & CK_c Pkg Delay	$T_{pkg\_delay\_CK}$	10	45	TBD	TBD	ps	1,3,5,10
Delta Zpkg CK_t & CK_c	$DZ_{pkg\_delay\_CK}$	-	5	TBD	TBD	$\Omega$	1,2,5,6,10
Delta Delay CK_t & CK_c	$DT_{pkg\_delay\_CK}$	-	2	TBD	TBD	ps	1,3,5,6,10
ALERT Zpkg	$Z_{pkg\_ALERT}$	45	75	TBD	TBD	$\Omega$	1,2,5,10
ALERT Delay	$T_{pkg\_delay\_ALERT}$	10	60	TBD	TBD	ps	1,3,5,10
Loopback Zpkg	$Z_{pkg\_Loopback}$	45	75	TBD	TBD	$\Omega$	1,2,5,10,11
Loopback Delay	$T_{pkg\_delay\_Loopback}$	10	60	TBD	TBD	ps	1,3,5,10,11

**Note(s):**

1. This parameter is not subject to production test.
2. This parameter is measured by using vendor specific measurement methodology.
3. This parameter is measured by using vendor specific measurement methodology.
4.  $Z_{pkg\_DQ}$  &  $T_{pkg\_delay\_DQ}$  applies to DQ, DM.
5. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here
6. Absolute value of  $Z_{pkg\_CK\_t} - Z_{pkg\_CK\_c}$  for impedance(Z) or absolute value of  $T_{pkg\_delay\_CK\_t} - T_{pkg\_delay\_CK\_c}$  for delay ( $T_{pkg\_delay}$ ).
7. Absolute value of  $Z_{pkg}(DQS\_t) - Z_{pkg}(DQS\_c)$  for impedance(Z) or absolute value of  $T_{pkg\_delay\_DQS\_t} - T_{pkg\_delay\_DQS\_c}$  for delay ( $T_{pkg\_delay}$ )
8.  $Z_{pkg\_CA}$  &  $T_{pkg\_delay\_CA}$  applies to CA[13:0]
9.  $Z_{pkg\_CA}$  &  $T_{pkg\_delay\_CTRL}$  applies to CS\_n
10. Package implementations shall meet spec if the designed  $Z_{pkg}$  and  $T_{pkg\_delay}$  fall within the ranges shown.
11.  $Z_{pkg\_Loopback}$  &  $T_{pkg\_delay\_Loopback}$  applies to LBDQ and LBDQS.
12.  $Z_{pkg\_DQS}$  &  $T_{pkg\_delay\_DQS}$  applies to DQS\_t & DQS\_c, TDQS\_t & TDQS\_c.

## 12.1 Electrostatic Discharge Sensitivity Characteristics

**Table 206 — Electrostatic Discharge Sensitivity Characteristics**

PARAMETER <sup>1</sup>	SYMBOL	MIN	MAX	UNIT	NOTES
Human body model (HBM)	ESD <sub>HBM</sub>	1000	-	V	2
Charged-device model (CDM)	ESD <sub>CDM</sub>	250	-	V	3

NOTE 1 State-of-the-art basic ESD control measures have to be in place when handling devices

NOTE 2 Refer to ESDA / JEDEC Joint Standard JS-001 for measurement procedures.

NOTE 3 Refer to ESDA / JEDEC Joint Standard JS-002 f for measurement procedures

## 13. Electrical Characteristics & AC Timing

### 13.1 Reference Load for AC Timing and Output Slew Rate - No Ballot

Figure 1 represents the effective reference load of 50 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

Ron nominal of DQ, DQS\_t and DQS\_c drivers uses 34 ohms to specify the relevant AC timing parameter values of the device.

The maximum DC High level of Output signal =  $1.0 * VDDQ$ ,

The minimum DC Low level of Output signal =  $\{ 34 / ( 34 + 50 ) \} * VDDQ = 0.4 * VDDQ$

The nominal reference level of an Output signal can be approximated by the following:

The center of maximum DC High and minimum DC Low =  $\{ ( 1 + 0.4 ) / 2 \} * VDDQ = 0.7 * VDDQ$

The actual reference level of Output signal might vary with driver Ron and reference load tolerances. Thus, the actual reference level or midpoint of an output signal is at the widest part of the output signal's eye. Prior to measuring AC parameters, the reference level of the verification tool should be set to an appropriate level.

It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 213 — Reference Load for AC Timing and Output Slew Rate

## 13.2 Rounding Definitions and Algorithms

Software algorithms for calculation of timing parameters are subject to rounding errors from many sources. For example, a system may use a memory clock with a nominal frequency of 2200 MHz, or a clock period of 0.454545... ns. Similarly, a system with a memory clock frequency of 2800 MHz yields mathematically a clock period of 0.357142... ns. In most cases, it is impossible to express all digits after the decimal point exactly, and rounding must be done because the DDR5 SDRAM specification establishes a minimum granularity for timing parameters of 1 ps.

Rules for rounding must be defined to allow optimization of device performance without violating device parameters. These algorithms rely on results that are within correction factors on device testing and specification to avoid losing performance due to rounding errors. All timing parameters should be defined to align with the rules defined.

These rules are:

- Parameter values are to be defined to 1 ps of accuracy.
- Clock periods such as  $t_{CKAVG(min)}$  are rounded down (RD) to 1 ps of accuracy; for example, 0.454545... ns is defined as 454 ps and 0.357142... ns is defined as 357 ps.
- Using real number math, parameters like  $tWRmin$ ,  $tRCDmin$ , etc. which are programmed in systems in numbers of clocks (nCK) but expressed in units of time (in ns) are divided by the application clock period (in ns) (rounded down (RD) to the nearest ps) yielding a ratio of clock units (nCK), a correction factor of 1% or (0.01) is subtracted, then the result (is rounded up) and set to the next higher integer number of clocks:

$$nCK = \text{ceiling} \left[ \left( \frac{\text{parameter\_in\_ns}}{\text{application\_tCK\_in\_ns\_RD}} \right) - 0.01 \right]$$

- Integer math is used in the industry to calculate nCK values by expressing timing values in ps based integers, scaling the specified parameter value up by 1000, dividing by the application clock period (rounded down (RD) to 1ps range), adding an inverse correction factor of 99.0% or (990), dividing the result by 1000, then truncating (same as integer math) down to the next lower integer value:

$$nCK = \text{truncate} \left[ \frac{\left( \frac{\text{parameter\_in\_ps} \times 1000}{\text{application\_tCK\_in\_ps\_RD}} \right) + 990}{1000} \right]$$

- Either algorithm yields identical results. In case of conflict between results, the preferred algorithm is the integer math algorithm.
- This algorithm applies to all timing parameters specified in ns when converting to nCK units.

### 13.2.1 Example 1, using integer math to convert $t_{AA(\min)}$ from ns to nCK:

// This algorithm subtracts a 1.0% correction factor from nCK and rounds up to the next integer value

```
int MTB, FTB, TaaMin, ClockPeriod, TempNck, TaaInNck;
```

```
TaaMin = 16.250;          (datarate = 3200)          // tAAmin in ns
Correction = 0.01        // 1.0%, per rounding algorithm
ClockPeriod = ApplicationTckInNs (RD);             // Clock period is application specific
TempNck = TaaMin / ClockPeriod;                    // Initial nCK calculation
TempNck = TempNck - Correction;                     // Subtract correction factor from nCK
TaaInNck = (int) ceiling(TempNck);                 // Ceiling to next higher integer value
```

**Table 207 — Example 1, using integer math**

DDR5 Device Operating at Standard Application Frequencies Timing Parameter: $t_{AA(\min)} = 16.250\text{ns}$ (3200)						
Application Speed Grade	Device $t_{AA}$	Application $t_{CK}$ (RD)	(Device $t_{AA}$ / Application $t_{CK}$ (RD))	0.1% Correction	( $t_{AA} / t_{CK}$ (RD)) - Correction	Ceiling Result
	ns	ns	ratio (real)	(real)	ratio (real)	nCK (Integer)
3200	16.250	0.625	26.000	0.01	25.990	26
3600	16.650	0.555	30.000	0.01	29.990	30
4000	16.000	0.500	32.000	0.01	31.990	32
4400	16.344	0.454	36.000	0.01	35.990	36
4800	16.640	0.416	40.000	0.01	39.990	40

### 13.2.2 Example 2, using integer math to convert $t_{WR(min)}$ from ns to nCK:

// This algorithm adds 99.0% of an nCK and truncates down to the next lower integer value

```
int MTB, FTB, TwrMin, ClockPeriod, TempNck, TwrInNck;
```

```
TwrMin = 30000;    (Data rate=3200)           // tWRmin in ps
ClockPeriod = ApplicationTckInPs (RD);        // Clock period is application specific
TempNck = (TwrMin * 1000) / ApplicationTckInPs; // Preliminary nCK calculation, scaled by 1000
TempNck = TempNck + 990;                       // Apply 99.0% inverse correction factor
TaalnNck = (int)(TempNck / 1000);             // Truncate to next lower integer
```

**Table 208 — Example 2, using integer math**

DDR5 Device Operating at Standard Application Frequencies Timing Parameter: $t_{WR(min)} = 30ns = 30000ps$					
Application Speed Grade	Device $t_{WR}$	Application tCK (RD)	(Device $t_{WR} * 1000$ ) Application tCK	Add Inverse Correction	Truncate Corrected nCK / 1000
	ps	ps	Scaled nCK	Scaled nCK	nCK (Integer)
3200	30000	625	48000	48990	48
3600	29970	555	54000	54990	54
4000	30000	500	60000	60990	60
4400	29964	454	66000	66990	66
4800	29952	416	72000	72990	72
5600	29988	357	84000	84990	84

### 13.3 Timing Parameters by Speed Grade

The analog timing parameters in this section have been defined based on nominal tCA(avg)min according to the rounding rules which can be found in the Rounding Definitions and Algorithms section.

#### 13.3.1 Timing Parameters for DDR5-3200 to DDR5-4000

Table 209 — for DDR5-3200 to DDR5-4000

Speed		DDR5-3200		DDR5-3600		DDR5-4000		Units	NOTE
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX		
<b>Clock Timing</b>									
Average Clock Period	tCK(avg)	0.625		0.555		0.500		ns	1
<b>Command and Address Timing</b>									
CAS <sub>n</sub> to CAS <sub>n</sub> command delay for same bank group	tCCD_L	Max(8nCK, 5ns)	-	Max(8nCK, 5ns)	-	Max(8nCK, 5ns)	-		
WRITE CAS <sub>n</sub> to WRITE CAS <sub>n</sub> command delay for same bank group	tCCD_L_WR	Max(32nCK, 20ns)	-	Max(32nCK, 20ns)	-	Max(32nCK, 20ns)	-		
WRITE CAS <sub>n</sub> to WRITE CAS <sub>n</sub> command delay for same bank group, second write not RMW	tCCD_L_WR2	Max(16nCK, 10ns)	-	Max(16nCK, 10ns)	-	Max(16nCK, 10ns)	-		
CAS <sub>n</sub> to CAS <sub>n</sub> command delay for different bank group for BL16, BC8(fixed) and BC8(on-the-fly)	tCCD_S	8	-	8	-	8	-	nCK	
ACTIVATE to ACTIVATE Command delay to different bank group for 2KB page size	tRRD_S(2K)	8	-	8	-	8	-	nCK	
ACTIVATE to ACTIVATE Command delay to different bank group for 1KB page size	tRRD_S(1K)	8	-	8	-	8	-	nCK	
ACTIVATE to ACTIVATE Command delay to same bank group for 2KB page size	tRRD_L(2K)	Max(8nCK, 5ns)	-	Max(8nCK, 5ns)	-	Max(8nCK, 5ns)	-		
ACTIVATE to ACTIVATE Command delay to same bank group for 1KB page size	tRRD_L(1K)	Max(8nCK, 5ns)	-	Max(8nCK, 5ns)	-	Max(8nCK, 5ns)	-		
Four activate window for 2KB page size	tFAW_2K	Max(40nCK, 25.000ns)	-	Max(40nCK, 22.222ns)	-	Max(40nCK, 20.000ns)	-		
Four activate window for 1KB page size	tFAW_1K	Max(32nCK, 20.000ns)	-	Max(32nCK, 17.777ns)	-	Max(32nCK, 16.000ns)	-		
Delay from start of internal write transaction to internal read command for different bank group	tWTR_S	Max(4nCK, 2.5ns)	-	Max(4nCK, 2.5ns)	-	Max(4nCK, 2.5ns)	-		
Delay from start of internal write transaction to internal read command for same bank group	tWTR_L	Max(16nCK, 10ns)	-	Max(16nCK, 10ns)	-	Max(16nCK, 10ns)	-		
Delay from start of internal write transaction to internal read with auto pre-charge command for same bank	tWTRA	=tWR-tRTP		=tWR-tRTP		=tWR-tRTP		ns	
Internal READ Command to PRECHARGE Command delay	tRTP	Max(12nCK, 7.5ns)	-	Max(12nCK, 7.5ns)	-	Max(12nCK, 7.5ns)	-		
PRECHARGE (PRE) to PRECHARGE (PRE) delay	tPPD	2		2		2		nCK(avg)	
WRITE recovery time	tWR	30	-	30	-	30	-	ns	

Notes:

- 1) tCK(avg)min listed for reference only, refer to the Speed Bins and Operations section which lists all valid tCK(avg) values.

## 13.3.2 Timing Parameters for DDR-4400 to DDR5-5200

The analog timing parameters in this section have been defined based on nominal tCK(avg)min according to the rounding rules which can be found in the Rounding Definitions and Algorithms section.

**Table 210 — for DDR5-4400 to DDR5-5200**

Speed		DDR5-4400		DDR5-4800		DDR5-5200		Units	NOTE
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX		
<b>Clock Timing</b>									
Average Clock Period	tCK(avg)	0.454		0.416		0.384		ns	1
<b>Command and Address Timing</b>									
CAS <sub>n</sub> to CAS <sub>n</sub> command delay for same bank group	tCCD_L	max(8nCK, 5ns)	-	max(8nCK, 5ns)	-	max(8nCK, 5ns)	-		
WRITE CAS <sub>n</sub> to WRITE CAS <sub>n</sub> command delay for same bank group	tCCD_L_WR	max(32nCK, 20ns)		max(32nCK, 20ns)		max(32nCK, 20ns)			
WRITE CAS <sub>n</sub> to WRITE CAS <sub>n</sub> command delay for same bank group, second write not RMW	tCCD_L_WR2	Max(16nCK, 10ns)	-	Max(16nCK, 10ns)	-	Max(16nCK, 10ns)	-		
CAS <sub>n</sub> to CAS <sub>n</sub> command delay for different bank group	tCCD_S	8	-	8	-	8	-	nCK	
ACTIVATE to ACTIVATE Command delay to different bank group for 2KB page size	tRRD_S(2K)	8	-	8	-	8	-	nCK	
ACTIVATE to ACTIVATE Command delay to different bank group for 2KB page size	tRRD_S(1K)	8	-	8	-	8	-	nCK	
ACTIVATE to ACTIVATE Command delay to same bank group for 2KB page size	tRRD_L(2K)	max(8nCK, 5ns)	-	max(8nCK, 5ns)	-	max(8nCK, 5ns)	-		
ACTIVATE to ACTIVATE Command delay to same bank group for 1KB page size	tRRD_L(1K)	max(8nCK, 5ns)	-	max(8nCK, 5ns)	-	max(8nCK, 5ns)	-		
Four activate window for 2KB page size	tFAW_2K	Max(40nCK, 18.181ns)		Max(40nCK, 16.666ns)		Max(40nCK, 15.384ns)	-		
Four activate window for 1KB page size	tFAW_1K	Max(32nCK, 14.545ns)		Max(32nCK, 13.333ns)		Max(32nCK, 12.307ns)	-		
Delay from start of internal write transaction to internal read command for different bank group	tWTR_S	Max(4nCK, 2.5ns)	-	Max(4nCK, 2.5ns)	-	Max(4nCK, 2.5ns)	-		
Delay from start of internal write transaction to internal read command for same bank group	tWTR_L	Max(16nCK, 10ns)	-	Max(16nCK, 10ns)	-	Max(16nCK, 10ns)	-		
Delay from start of internal write transaction to internal read with auto pre-charge command for same bank	tWTRA	=tWR-tRTP		=tWR-tRTP		=tWR-tRTP		ns	
Internal READ Command to PRE-CHARGE Command delay	tRTP	Max(12nCK, 7.5ns)	-	Max(12nCK, 7.5ns)	-	Max(12nCK, 7.5ns)	-		
PRECHARGE (PRE) to PRECHARGE (PRE) delay	tPPD	2		2		2		nCK(avg)	
WRITE recovery time	tWR	30	-	30	-	30	-	ns	

Note(s):

- 1) tCK(avg)min listed for reference only, refer to the Speed Bins and Operations section which lists all valid tCK(avg) values.

### 13.3.3 Timing Parameters for 3DS-DDR5-3200 to 3DS-DDR5-4000 x4 2H & 4H

Analog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min values which scale with tCKmin are to be defined using the tCKmin in the associated data rate

**Table 211 — for x4 2H & 4H 3DS-DDR5-3200 to 3DS-DDR5-4000**

Speed		DDR5-3200		DDR5-3600		DDR5-4000		Units	Notes
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX		
<b>Command and Address Timing for 3DS</b>									
Minimum Read to Read command delay for same bank group in same logical rank	tCCD_L_slr	Max(8nCK, 5ns)	-	Max(8nCK, 5ns)	-	Max(8nCK, 5ns)	-	nCK	4
Minimum Write to Write command delay for same bank group in same logical rank	tCCD_L_WR_slr	Max(32nCK, 20ns)	-	Max(32nCK, 20ns)	-	Max(32nCK, 20ns)	-	nCK	4
Minimum Read to Write command delay for same bank group in same logical rank	tCCD_L_RTW_slr	CL - CWL + RBL/2 + 2tCK - (Read DQS offset) + (tRPST - 0.5tCK) + tWPRES							4,5,7,8
Minimum Write to Read command delay for same bank group in same logical rank	tCCD_L_WTR_slr	CWL + WBL/2 + tWTR_L						nCK	4,6,8
Minimum Read to Read command delay for different bank group in same logical rank	tCCD_S_slr	8	-	8	-	8	-	nCK	4
Minimum Write to Write command delay for different bank group in same logical rank	tCCD_S_WR_slr	8	-	8	-	8	-	nCK	4
Minimum Read to Write command delay for different bank group in same logical rank	tCCD_S_RTW_slr	CL - CWL + RBL/2 + 2tCK - (Read DQS offset) + (tRPST - 0.5tCK) + tWPRES							4,5,7,8
Minimum Write to Read command delay for different bank group in same logical rank	tCCD_S_WTR_slr	CWL + WBL/2 + tWTR_S						nCK	4,6,8
Minimum Read to Read command delay in different logical ranks	tCCD_dlr	8	-	8	-	8	-	nCK	4
Minimum Write to Write command delay in different logical ranks	tCCD_WR_dlr	8	-	8	-	8	-	nCK	4,12
Minimum Write to Write command delay in different physical ranks	tCCD_WR_dpr	8	-	8	-	8	-	nCK	4,12,13
Minimum Read to Write command delay in different logical ranks	tCCD_RTW_dlr	CL - CWL + RBL/2 + 2tCK - (Read DQS offset) + (tRPST - 0.5tCK) + tWPRES							4,5,7,8
Minimum Write to Read command delay in different logical ranks	tCCD_WTR_dlr	CWL + WBL/2 + tWTR_S						nCK	4,6,8
ACTIVATE to ACTIVATE Command delay to different bank group in the same logical rank	tRRD_S_slr	8	-	8	-	8	-	nCK	4
ACTIVATE to ACTIVATE Command delay to same bank group in the same logical rank	tRRD_L_slr	Max(8nCK, 5ns)	-	Max(9nCK, 5ns)	-	Max(10nCK, 5ns)	-	nCK	4
ACTIVATE to ACTIVATE Command delay to different logical ranks	tRRD_dlr	4	-	4	-	4	-	nCK	4
Four activate window to the same logical rank	tFAW_slr	max(32nCK, 20ns)	-	max(32nCK, 17.760ns)	-	max(32nCK, 16ns)	-	nCK	1,4,9
Four activate window to different logical ranks	tFAW_dlr	16	-	16	-	16	-	nCK	4
Activate window by DIMM channel	tDCAW	128	-	128	-	128	-	nCK	4,10,11,13
DIMM Channel Activate Command Count in tDCAW	nDCAC	-	32	-	32	-	32	ACT	4,10,11,13
<b>Reset/Self Refresh Timing</b>									
Exit Self Refresh to commands not requiring a locked DLL	tXS_3DS	max(5nCK, tRFC_slr1(min) + 10ns)	-	max(5nCK, tRFC_slr1(min) + 10ns)	-	max(5nCK, tRFC_slr1(min) + 10ns)	-		2,3,4

Note(s):

Note(s):

1 - For x4 devices only. x8 device timings are TBD.

2 - Upon exit from Self-Refresh, the 3D Stacked DDR5 SDRAM requires a minimum of one extra refresh command to all logical ranks before it is put back into Self-Refresh Mode.

3 - This parameter utilizes a component that varies based on density. Refer to the 3DS Refresh section for more information.

4 - These timings are for x4 2H and 4H 3Ds devices

5 - RBL: Read burst length associated with Read command

RBL = 32 for fixed BL32 and BL32 in BL32 OTF mode

RBL = 16 for fixed BL16 and BL16 in BL32 OTF mode

RBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode

- 6 - WBL: Write burst length associated with Write command
  - WBL = 32 for fixed BL32 and BL32 in BL32 OTF mode
  - WBL = 16 for fixed BL16 and BL16 in BL32 OTF mode
  - WBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode
7. The following is considered for tRTW equation
  - 1tCK needs to be added due to tDQS2CK
  - Read DQS offset timing can pull in the tRTW timing
  - 1tCK needs to be added when 1.5tCK postamble
8. CWL=CL-2
9. Timing Parameters that scale are rounded down to 1ps of accuracy.
10. Activate commands to different channels on the same DIMM may be issued on the same cycle, not requiring any stagger.
11. Activate commands to the same channel on a DIMM are subject to tDCAW. No more than nDCAC activate commands may be issued to the same channel on a DIMM within tDCAW.
12. tCCD\_ WR\_dlr and tCCD\_ WR\_dpr also apply to the WRITE PATTERN command.
13. Parameter applies to dual-physical-rank (36 and 40 placement) 3DS-based DIMMs built with [JEDEC PMICXXXX](#), but may not apply to DIMMs built with higher current capacity PMICs

### 13.3.4 Timing Parameters for 3DS-DDR5-4400 to 3DS-DDR5-5200 x4 2H & 4H

Analog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min values which scale with  $t_{CKmin}$  are to be defined using the  $t_{CKmin}$  in the associated data rate

**Table 212 — for x4 2H & 4H 3DS-DDR5-4400 to 3DS-DDR5-5200**

Speed		DDR5-4400		DDR5-4800		DDR5-5200		Units	Notes
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX		
<b>Command and Address Timing for 3DS</b>									
Minimum Read to Read command delay for same bank group in same logical rank	tCCD_L_slr	Max(8nCK, 5ns)	-	Max(8nCK, 5ns)	-	TBD	-	nCK	4
Minimum Write to Write command delay for same bank group in same logical rank	tCCD_L_WR_slr	Max(32nCK, 20ns)	-	Max(32nCK, 20ns)	-	TBD	-	nCK	4
Minimum Read to Write command delay for same bank group in same logical rank	tCCD_L_RTW_slr	CL - CWL + RBL/2 + 2tCK - (Read DQS offset) + (tRPST - 0.5tCK) + tWPRE							4,5,7,8
Minimum Write to Read command delay for same bank group in same logical rank	tCCD_L_WTR_slr	CWL + WBL/2 + tWTR_L						nCK	4,6,8
Minimum Read to Read command delay for different bank group in same logical rank	tCCD_S_slr	8	-	8	-	TBD	-	nCK	4
Minimum Write to Write command delay for different bank group in same logical rank	tCCD_S_WR_slr	8	-	8	-	TBD	-	nCK	4
Minimum Read to Write command delay for different bank group in same logical rank	tCCD_S_RTW_slr	CL - CWL + RBL/2 + 2tCK - (Read DQS offset) + (tRPST - 0.5tCK) + tWPRE							4,5,7,8
Minimum Write to Read command delay for different bank group in same logical rank	tCCD_S_WTR_slr	CWL + WBL/2 + tWTR_S						nCK	4,6,8
Minimum Read to Read command delay in different logical ranks	tCCD_dlr	8	-	8	-	TBD	-	nCK	4
Minimum Write to Write command delay in different logical ranks	tCCD_WR_dlr	8	-	8	-	TBD	-	nCK	4,12
Minimum Write to Write command delay in different physical ranks	tCCD_WR_dpr	8	-	8	-	8	-	nCK	4,12,13
Minimum Read to Write command delay in different logical ranks	tCCD_RTW_dlr	CL - CWL + RBL/2 + 2tCK - (Read DQS offset) + (tRPST - 0.5tCK) + tWPRE							4,5,7,8
Minimum Write to Read command delay in different logical ranks	tCCD_WTR_dlr	CWL + WBL/2 + tWTR_S						nCK	4,6,8
ACTIVATE to ACTIVATE Command delay to different bank group in the same logical rank	tRRD_S_slr	8	-	8	-	TBD	-	nCK	4
ACTIVATE to ACTIVATE Command delay to same bank group in the same logical rank	tRRD_L_slr	Max(11nCK, 5ns)	-	Max(12nCK, 5ns)	-	Max(13nCK, 5ns)	-	nCK	4
ACTIVATE to ACTIVATE Command delay to different logical ranks	tRRD_dlr	4	-	4	-	4	-	nCK	4
Four activate window to the same logical rank	tFAW_slr	max(32nCK, 14.528ns)	-	max(32nCK, 13.312ns)	-	max(32nCK, 12.288ns)	-	nCK	1,4,9
Four activate window to different logical ranks	tFAW_dlr	16	-	16	-	16	-	nCK	4
Activate window by DIMM channel	tDCAW	128	-	128	-	128	-	nCK	4,10,11,13
DIMM Channel Activate Command Count in tDCAW	nDCAC	-	32	-	32	-	32	ACT	4,10,11,13
<b>Reset/Self Refresh Timing</b>									
Exit Self Refresh to commands not requiring a locked DLL	tXS_3DS	tRFC1_slr(min) +10ns	-	tRFC1_slr(min) +10ns	-	tRFC1_slr(min) +10ns	-		2,3,4

Note(s):

- 1 - For x4 devices only. x8 device timings are TBD.
- 2 - Upon exit from Self-Refresh, the 3D Stacked DDR5 SDRAM requires a minimum of one extra refresh command to all logical ranks before it is put back into Self-Refresh Mode.
- 3 - This parameter utilizes a value that varies based on density. Refer to the 3DS Refresh section for more information.
- 4 - These timings are for x4 2H and 4H 3Ds devices
- 5 - RBL: Read burst length associated with Read command  
RBL = 32 for fixed BL32 and BL32 in BL32 OTF mode  
RBL = 16 for fixed BL16 and BL16 in BL32 OTF mode  
RBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode
- 6 - WBL: Write burst length associated with Write command  
WBL = 32 for fixed BL32 and BL32 in BL32 OTF mode

- WBL = 16 for fixed BL16 and BL16 in BL32 OTF mode
- WBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode
- 7. The following is considered for tRTW equation
  - 1tCK needs to be added due to tDQS2CK
  - Read DQS offset timing can pull in the tRTW timing
  - 1tCK needs to be added when 1.5tCK postamble
- 8. CWL=CL-2
- 9. Timing Parameters that scale are rounded down to 1ps of accuracy.
- 10. Activate commands to different channels on the same DIMM may be issued on the same cycle, not requiring any stagger.
- 11. Activate commands to the same channel on a DIMM are subject to tDCAW. No more than nDCAC activate commands may be issued to the same channel on a DIMM within tDCAW.
- 12. tCCD\_ WR\_dlr and tCCD\_ WR\_dpr also apply to the WRITE PATTERN command.
- 13. Parameter applies to dual-physical-rank (36 and 40 placement) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not apply to DIMMs built with higher current capacity PMICs
  - Read DQS offset timing can pull in the tRTW timing
  - 1tCK needs to be added when 1.5tCK postamble

## 14. DDR5 Module Rank and Channel Timings

### 14.1 Module Rank and Channel Limitations for DDR5 DIMMs

To achieve efficient module power supply design for JEDEC-standard DDR5 DIMMs, minimum timings as well as limitations in the number of DRAMs are provided for Refresh, and Write operations occurring on a single module. As well, since these modules are organized as two independent 36-bit or 40-bit channels (32 bits for non-ECC DIMMs), additional restrictions apply in order to limit localized power delivery noise on the module. To provide best performance, the different channels may initiate commands on the same cycle provided the rank to rank timings are met, the maximum number of DRAMs in a given activity is not exceeded, and the applicable component timings shown elsewhere in this specification are met. The timing and operational relationships for DDR5 DIMMs are shown in **Table 213** below.

**Table 213 — DDR5 Module Rank and Channel Timings for DDR5 DIMMs**

DIMM Configuration	Maximum number of DRAM die in simultaneous or overlapping activity			
	Refresh (All-Bank Refresh)		Write, Write-Pattern	
	Die per Physical Rank	Die per DIMM	Die per Channel	Die per DIMM
SR x16	No restriction			
DR x16	No restriction		2	4
SR x8	No restriction			
DR x8	No restriction		5	10
SR x4	No restriction			
DR x4	No restriction		10	20
DR x4 (2H 3DS)	No restriction	40	10	20
DR x4 (4H 3DS)	30	40	10	20
DR x4 (8H 3DS)	30	40	10	20
Notes	1, 2, 3, 4, 7, 8, 9		1, 5, 6, 7, 9	

NOTE(S):

- Any combination of commands with up to the maximum of die per channel and per DIMM, per condition is allowed.
- Refresh commands to different channels do not require stagger.
- tRFC\_dlr must be met for refresh commands to different logical ranks within a package rank on the same channel.
- Any DRAM is considered to be in Refresh mode until tRFC time has been met.
- tCCD parameters must be met for Write and Write-Pattern commands to different logical ranks or physical ranks within the same channel; no overlapping write data bus activity is allowed on two physical or logical ranks within the same channel.
- Write and Write-Pattern commands to different channels do not require stagger.
- Each rank consists of one group of DRAMs making up a 36 or 40 bit channel (32 bits for non-ECC DIMMs).
- These restrictions only apply to explicit all-banks refresh commands (REFab) and not to self-refresh entry or exit
- Restrictions apply to DIMMs built with [JEDEC PMICXXXX](#), but may not apply to DIMMs built with higher current capacity PMICs

## 15. DDR5 System RAS Improvement

### 15.1 Design Guidelines for DDR5 Bounded Fault RAS Improvement

#### 15.1.1 DDR5 Reliability Design Guidelines Overview

These DDR5 reliability design guidelines aim to bound bits impacted by certain DRAM failures. This limits the number of failure patterns seen by the memory controller such that correction of many failures can be reliably performed in DIMMs with one ECC device.

Many internal DRAM failures may impact only a portion of the data from a fetch. The likelihood of a specific component failing may also vary between process generations and DRAM vendors. These guidelines can be used by DDR5 DRAM's to bound failures from the components most likely to fail. These design guidelines can only address failures that impact a portion of the data from a 128-bit fetch. Failures that impact all the data in a 128-bit fetch from a device (e.g. device failure, bank failure) cannot be bounded as described here.

#### 15.1.2 Reliability Design Guidelines

In an x8 device bounded failures are defined by the following qualities:

- A bounded fault will not impact more than 32 bits of data in a 128-bit fetch
- The data bits impacted by a bounded failure will be confined to at most 2 DQs (i.e. the failures will be DQ aligned)
- The DQs transmitting data impacted by the failure will both be in either the first nibble or the second nibble of a burst. That is, the impacted DQs will both be in the set of the first 4 DQs (DQ0, DQ1, DQ2, DQ3) or both in the set of the last 4 DQs (DQ4, DQ5, DQ6, DQ7)

Figure 214 shows examples of fault boundaries for x8 devices. Device on the left has a bounded fault in lanes DQ0 and DQ1 in the first nibble. Device on the right has a bounded fault in lanes DQ4 and DQ6 in the second nibble.





Figure 214 — Examples of x8 Fault Boundaries

A x4 device has similarly defined qualities for the failure boundaries, with the noted exception of the number of bits impacted by a bounded failure. In a DRAM device in a 9x4 configuration bounded failures should not impact more than 16 bits. However, in a 10x4 device the bounded failure may impact up to 32 bits.

In x4 devices bounded failures are defined by the following qualities:

- A bounded failure in a DRAM device in a 9x4 configuration shall not impact more than 16 bits of data in a 128-bit prefetch.
- A bounded failure in a DRAM device in a 10x4 configuration shall not impact more than 32 bits of data in a 128-bit prefetch.
- For a device in a 9x4 configuration, the data bits impacted by a bounded failure will be confined to one DQ.
- For a device in a 10x4 configuration, the data bits impacted by a bounded failure will be confined to at most two DQs.




**Figure 215 — Example of x4 Fault Boundary.**

## 15.2 Single Error Correction (SEC) Code Properties

To maintain the bounded fault design guidelines, miscorrections by the on-die ECC must be restricted when a bounded fault causes a multi-bit error. In devices with bounded fault it is suggested that the DRAM vendor uses an on-die ECC code that maintains the fault boundaries. That is, if an error is contained in one boundary, then the on-die ECC should not spread the error into a second boundary by miscorrection. Note that if faults are not bounded in the device, then the on-die ECC does not need to have these properties.

To restrict miscorrection in devices following bounded fault design guidelines, the data may be divided into blocks aligned with the bounded fault and miscorrection should be restricted in the case an error is contained in a single data block. The 128 data bits used to compute a set of 8 check bits may be divided into data blocks up to 32 bits in size. These data blocks are to be determined by the memory vendor to best align with internal DRAM faults. For example, a common component fault may impact 32 bits per 128 data bits, then the vendor may choose to divide the 128 data bits into four 32-bit blocks each of which correspond to the bits impacted by one of the components failing.



**Figure 216 — Example of Fault Boundaries versus on-die ECC data blocks**

If a multi-bit error occurs on a read and is limited to one data block, then the on-die ECC SEC code should do one of the following:

- Miscorrect a bit in the data block containing the error
- Miscorrect a bit in the on-die ECC check bits
- Detect the error (a SEC code may detect some multi-bit errors, but detection of these errors is not guaranteed)

The selection of block size and data blocks is determined by the vendor to best suit the device architecture and possible modes of fault.

## 15.3 Writeback of Data During x4 RMW and ECS Operation

The DRAM device may optionally support the suppressing of writeback for x4 devices and ECS writebacks. DRAM may implement the feature in MR9. SPD specification will indicate if feature is supported and will also indicate whether to use MR9 for enabling the modes.

If MR9 OP1=1 then x4 DRAM's on writes will perform an internal 'read-modify-write' operation for BL16. BL32 mode does not require an internal 'read modify write' operation. The DRAM will correct any single bit errors that result from the internal read of 128 bit data before merging the incoming 64 bit data and then re-compute 8 ECC Check bits. Note that ECC check bits are computed after merging of the incoming data with the corrected data from the array. DRAM will then write the incoming 64b data to the array along with recomputed 8 ECC Check bits. DRAM will suppress the writeback of 64 bit data that was fetched from the array irrespective of whether the 64 bit data needed any correction or not. Suppression of writeback (where applicable due to BC8 or DM usage) is not supported on x8/x16 devices; MR9:OP[1] must be set to "0<sub>B</sub>". Suppression of writeback may or may not occur when BC8 mode is used on x4 devices.



If MR9 OP0=1 then DRAM will suppress writeback of data and ECC Check bits during ECS operation for x4, x8 and x16 DDR5. DRAM will continue to count errors to provide transparency.

### MR9 Register Information




Function	Register Type	Operand	Data	Notes
x4 Writes	R/W	MR9:OP[1]	0B: Do not suppress writeback of Data during RMW (Default) 1B: Suppress writeback of Data during RMW (Optional)	
ECS Write-back	R/W	MR9:OP[2]	0B: Do not suppress writeback of Data and ECC Check Bits (Default) 1B: Suppress writeback of Data and ECC Check Bits (Optional)	

## 16. Package Dimensions

### Package Dimension(x4/8): 82Ball Fine Pitch Ball Grid Array Outline



Package Dimension(x16): 106Ball Fine Pitch Ball Grid Array Outline



$\phi 0.15$  M C A B

BOTTOM VIEW